Patents by Inventor Mridul Agarwal
Mridul Agarwal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10402334Abstract: In an embodiment, a processor may implement an access map-pattern match (AMPM)-based prefetch circuit with features designed to improve prefetching accuracy and/or reduce power consumption. In an embodiment, the prefetch circuit may be configured to detect that pointer reads are occurring (e.g. “pointer chasing.”) The prefetch circuit may be configured to increase the frequency at which prefetch requests are generated for an access map in which pointer read activity is detected, compared to the frequency at which the prefetch requests would be generated in the pointer read activity is not generated. In an embodiment, the prefetch circuit may also detect access maps that are store-only, and may reduce the frequency of prefetches for store only access maps as compared to the frequency of load-only or load/store maps.Type: GrantFiled: April 9, 2018Date of Patent: September 3, 2019Assignee: Apple Inc.Inventors: Stephan G. Meier, Mridul Agarwal
-
Patent number: 10356755Abstract: Certain aspects of the present disclosure relate to methods and apparatus relating to intelligent resource assignment to increase throughput in LTE multiple input multiple output (MIMO) and carrier aggregation (CA) capable devices. In certain aspects, a MIMO and CA capable wireless communication device communicates with a base station (BS) on multiple component carriers (CCs) through multiple radio frequency (RF) chains. In such aspects, the device tentatively switches one or more first RF chains, not assigned to a first CC of the multiple CCs, to the first CC for evaluating a rank of the first CC. The device then determines that the first CC has a higher rank indication (RI) with the one or more RF chains. The device subsequently evaluates one or more performance factors, in conjunction with the higher rank, based on which the device then additionally assigns one or more second RF chains to the first CC.Type: GrantFiled: November 27, 2017Date of Patent: July 16, 2019Assignee: QUALCOMM IncorporatedInventors: Akash Kumar, Pengkai Zhao, Narayanan Pazhedath Illath, Hargovind Prasad Bansal, Vijayvaradharaj Tirucherai Muralidharan, Ahmed Khan, Mridul Agarwal, Aritra Ukil
-
Publication number: 20190166608Abstract: Certain aspects of the present disclosure relate to methods and apparatus relating to intelligent resource assignment to increase throughput in LTE multiple input multiple output (MIMO) and carrier aggregation (CA) capable devices. In certain aspects, a MIMO and CA capable wireless communication device communicates with a base station (BS) on multiple component carriers (CCs) through multiple radio frequency (RF) chains. In such aspects, the device tentatively switches one or more first RF chains, not assigned to a first CC of the multiple CCs, to the first CC for evaluating a rank of the first CC. The device then determines that the first CC has a higher rank indication (RI) with the one or more RF chains. The device subsequently evaluates one or more performance factors, in conjunction with the higher rank, based on which the device then additionally assigns one or more second RF chains to the first CC.Type: ApplicationFiled: November 27, 2017Publication date: May 30, 2019Inventors: Akash KUMAR, Pengkai ZHAO, Narayanan PAZHEDATH ILLATH, Hargovind Prasad BANSAL, Vijayvaradharaj TIRUCHERAI MURALIDHARAN, Ahmed KHAN, Mridul AGARWAL, Aritra UKIL
-
Patent number: 10228951Abstract: Systems, apparatuses, and methods for committing store instructions out of order from a store queue are described. A processor may store a first store instruction and a second store instruction in the store queue, wherein the first store instruction is older than the second store instruction. In response to determining the second store instruction is ready to commit to the memory hierarchy, the processor may allow the second store instruction to commit before the first store instruction, in response to determining that all store instructions in the store queue older than the second store instruction are non-speculative. However, if it is determined that at least one store instruction in the store queue older than the second store instruction is speculative, the processor may prevent the second store instruction from committing to the memory hierarchy before the first store instruction.Type: GrantFiled: August 20, 2015Date of Patent: March 12, 2019Assignee: Apple Inc.Inventors: Kulin N. Kothari, Mridul Agarwal, Pradeep Kanapathipillai
-
Patent number: 10133571Abstract: A load-store unit having one or more banked queues is disclosed. In one embodiment, a load-store unit includes at least one queue that is subdivided into multiple banks. Although divided into multiple banks, the queue logically appears to software as a single queue. A first bank of the queue includes a first plurality of entries, with the second bank of the queue having a second plurality of entries, wherein each of the entries is arranged to store memory instructions. Each of the banks is associated with corresponding logic circuitry that controls one or more pointers for that bank. The pointer information may be exchanged between the logic circuits associated with the banks. Based on the pointer information that is exchanged, each bank may output (e.g., for retirement) one entry per cycle.Type: GrantFiled: June 2, 2016Date of Patent: November 20, 2018Assignee: Apple Inc.Inventors: Aditya Kesiraju, Mridul Agarwal, Pradeep Kanapathipillai, Sean M. Reynolds
-
Patent number: 9971694Abstract: In an embodiment, a processor may implement an access map-pattern match (AMPM)-based prefetch circuit with features designed to improve prefetching accuracy and/or reduce power consumption. In an embodiment, the prefetch circuit may be configured to detect that pointer reads are occurring (e.g. “pointer chasing.”) The prefetch circuit may be configured to increase the frequency at which prefetch requests are generated for an access map in which pointer read activity is detected, compared to the frequency at which the prefetch requests would be generated in the pointer read activity is not generated. In an embodiment, the prefetch circuit may also detect access maps that are store-only, and may reduce the frequency of prefetches for store only access maps as compared to the frequency of load-only or load/store maps.Type: GrantFiled: June 24, 2015Date of Patent: May 15, 2018Assignee: Apple Inc.Inventors: Stephan G. Meier, Mridul Agarwal
-
Patent number: 9886385Abstract: In a content-directed prefetcher, a pointer detection circuit identifies a given memory pointer candidate within a data cache line fill from a lower level cache (LLC), where the LLC is at a lower level of a memory hierarchy relative to the data cache. A pointer filter circuit initiates a prefetch request to the LLC candidate dependent on determining that a given counter in a quality factor (QF) table satisfies QF counter threshold value. The QF table is indexed dependent upon a program counter address and relative cache line offset of the candidate. Upon initiation of the prefetch request, the given counter is updated to reflect a prefetch cost. In response to determining that a subsequent data cache line fill arriving from the LLC corresponds to the prefetch request for the given memory pointer candidate, a particular counter of the QF table may be updated to reflect a successful prefetch credit.Type: GrantFiled: August 25, 2016Date of Patent: February 6, 2018Assignee: Apple Inc.Inventors: Tyler J. Huberty, Stephan G. Meier, Mridul Agarwal
-
Patent number: 9824171Abstract: In some embodiments, a register file circuit design process includes instructing an automated integrated circuit design program to generate a register file circuit design, including providing a cell circuit design and instructing the automated integrated circuit design program to generate a selection design, a pre-decode design, and a data gating design. The cell circuit design describes a plurality of selection circuits that have a particular arrangement. The selection design describes a plurality of replica circuits that include respective pluralities of selection circuits having the particular arrangement. The pre-decode design describes a pre-decode circuit configured to identify a plurality of entries identified by a portion of a write instruction. The data gating design describes data gating circuits configured, in response to the pre-decode circuit not identifying respective entries, to disable data inputs to respective write selection circuits connected to the respective entries.Type: GrantFiled: August 6, 2015Date of Patent: November 21, 2017Assignee: Apple Inc.Inventors: Harsha Krishnamurthy, Mridul Agarwal, Shyam Sundar Balasubramanian, Christopher S. Thomas, Rajat Goel, Rohit Kumar, Muthukumaravelu Velayoudame
-
Publication number: 20170039299Abstract: In some embodiments, a register file circuit design process includes instructing an automated integrated circuit design program to generate a register file circuit design, including providing a cell circuit design and instructing the automated integrated circuit design program to generate a selection design, a pre-decode design, and a data gating design. The cell circuit design describes a plurality of selection circuits that have a particular arrangement. The selection design describes a plurality of replica circuits that include respective pluralities of selection circuits having the particular arrangement. The pre-decode design describes a pre-decode circuit configured to identify a plurality of entries identified by a portion of a write instruction. The data gating design describes data gating circuits configured, in response to the pre-decode circuit not identifying respective entries, to disable data inputs to respective write selection circuits connected to the respective entries.Type: ApplicationFiled: August 6, 2015Publication date: February 9, 2017Inventors: Harsha Krishnamurthy, Mridul Agarwal, Shyam Sundar Balasubramanian, Christopher S. Thomas, Rajat Goel, Rohit Kumar, Muthukumaravelu Velayoudame
-
Patent number: 9448936Abstract: Systems, processors, and methods for efficiently handling concurrent store and load operations within a processor. A processor comprises a load-store unit (LSU) with a banked level-one (L1) data cache. When a store operation is ready to write data to the L1 data cache, the store operation will skip the write to any banks that have a conflict with a concurrent load operation. A partial write of the store operation will be performed to those banks of the L1 data cache that do not have a conflict with a concurrent load operation. For every attempt to write the store operation, a corresponding store mask will be updated to indicate which portions of the store operation were successfully written to the L1 data cache.Type: GrantFiled: January 13, 2014Date of Patent: September 20, 2016Assignee: Apple Inc.Inventors: Rajat Goel, Mridul Agarwal
-
Publication number: 20150199272Abstract: Systems, processors, and methods for efficiently handling concurrent store and load operations within a processor. A processor comprises a load-store unit (LSU) with a banked level-one (L1) data cache. When a store operation is ready to write data to the L1 data cache, the store operation will skip the write to any banks that have a conflict with a concurrent load operation. A partial write of the store operation will be performed to those banks of the L1 data cache that do not have a conflict with a concurrent load operation. For every attempt to write the store operation, a corresponding store mask will be updated to indicate which portions of the store operation were successfully written to the L1 data cache.Type: ApplicationFiled: January 13, 2014Publication date: July 16, 2015Applicant: Apple Inc.Inventors: Rajat Goel, Mridul Agarwal