Patents by Inventor Muhammed BOLATKALE
Muhammed BOLATKALE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240048150Abstract: A delta-sigma modulator including force circuitry that receives an output digital signal and provides a forced digital signal with a predetermined force state based on a force control signal, a combiner that subtracts the forced digital signal from the output digital signal for providing a digital error signal, and force correction circuitry that converts the digital error signal into one or more analog error correction signals applied to corresponding inputs of loop filter circuitry. The digital error signal and the force control signal may each be used to develop corresponding analog feedback signals used to adjust an analog input signal. The digital error signal may also be converted to one or more correction signals applied to corresponding inputs of the loop filter circuitry to correct the output digital signal. The digital error signal may also be used by a digital noise cancellation filter to further correct the output digital signal.Type: ApplicationFiled: August 4, 2022Publication date: February 8, 2024Inventors: Lucien Johannes Breems, Muhammed Bolatkale
-
Publication number: 20240048146Abstract: A circuit 100 is described comprising (i) a first digital-to-analog converter 110, (ii) a second digital-to-analog converter 111, (iii) a plurality of unit elements 120, and (iv) switching circuitry 130. The switching circuitry 130 is adapted so that in a first switching state 231, a set of unit elements 221 of the plurality of unit elements 120 forms part of the first digital-to-analog converter 110, and in a second switching state 232, the set of unit elements 221 forms part of the second digital-to-analog converter 111. Furthermore, a corresponding method of operating a circuit 100 is described.Type: ApplicationFiled: July 24, 2023Publication date: February 8, 2024Inventors: Shagun Bajoria, Muhammed Bolatkale, Lucien Johannes Breems, Robert Rutten, Mohammed Abo Alainein
-
Patent number: 11876524Abstract: There is described a hybrid ADC device for converting an analog input signal (Vin) into a digital output signal (Vout), the device comprising a first ADC circuit configured to receive the analog input signal (Vin) and convert it into a first digital signal (Y0); a DAC circuit configured to receive the first digital signal and convert it into a first analog signal; a delay circuit configured to delay the analog input signal; a first combiner configured to generate an analog residual signal by subtracting the first analog signal from the delayed analog input signal; a second ADC circuit configured to receive the residual analog signal and convert it into a second digital signal (Y1); a filter circuit configured to receive the first digital signal and output a filtered first digital signal (Y0?), the filter circuit having a transfer function corresponding to a combined transfer function of the DAC circuit and the second ADC circuit; and a second combiner configured to generate the digital output signal (Vout) byType: GrantFiled: June 28, 2022Date of Patent: January 16, 2024Assignee: NXP B.V.Inventor: Muhammed Bolatkale
-
Publication number: 20230370031Abstract: A chopper circuit (100) for a multipath chopper amplifier (201) is described. The chopper circuit (100) comprises a first chopper device (110) in a first circuit path (111), wherein the first chopper device (110) is configured to be controlled by a first clock signal (315), which has a first frequency; and a second chopper device (120) in a second circuit path (121), parallel to the first circuit path (111), wherein the second chopper device (120) is configured to be controlled by a second clock signal (325), which has a second frequency, wherein the first frequency is greater than the second frequency. Furthermore, a corresponding method of chopping an input signal (102) is described.Type: ApplicationFiled: May 12, 2023Publication date: November 16, 2023Inventors: Sundeep Lakshmana Javvaji, Muhammed Bolatkale, Lucien Johannes Breems, Kofi Afolabi Anthony Makinwa
-
Publication number: 20230361781Abstract: There is described an analog-to-digital converter, ADC, device (100), comprising: i) a first converter stage (110), comprising a first digital-to-analog converter, DAC, (115), comprising at least two first unit elements (116, 117, 118) each with a first unit element value (U11, U12, U13); ii) a second converter stage (120), comprising a second DAC (125), comprising at least two second unit elements each with a second unit element value (U21, U22, U23); and iii) a control device (180), coupled to the first DAC (115) and the second DAC and configured to: swap at least one of the first unit element values (U1) with at least one of the second unit element values (U2) to obtain corresponding third unit element values (U3) and forth unit element values (U4).Type: ApplicationFiled: May 1, 2023Publication date: November 9, 2023Inventors: Muhammed Bolatkale, Lucien Johannes Breems, Pierluigi Cenci, Shagun Bajoria, Mohammed Abo Alainein
-
Publication number: 20230238974Abstract: Aspects of the disclosure are directed to compensating for errors in in an analog-to-digital converter circuit (ADC). As may be implemented in accordance with one or more embodiments, an apparatus and/or method involves an ADC that converts an analog signal into a digital signal using an output from a digital-to-analog converter circuit (DAC). A compensation circuit generates a compensation output by, for respective signal portions provided to the DAC, generating a feedback signal based on an incompatibility between the conversion of the signal portions into an analog signal and the value of the signal portions provided to the DAC. A compensation output is generated based on the signal input to the DAC with a gain applied thereto, based on the feedback signal. Hereby, the digital inputs provided to the DACs are non-randomized.Type: ApplicationFiled: December 5, 2022Publication date: July 27, 2023Inventors: Robert Rutten, Muhammed Bolatkale, Lucien Johannes Breems
-
Publication number: 20230017344Abstract: There is described a hybrid ADC device for converting an analog input signal (Vin) into a digital output signal (Vout), the device comprising a first ADC circuit configured to receive the analog input signal (Vin) and convert it into a first digital signal (Y0); a DAC circuit configured to receive the first digital signal and convert it into a first analog signal; a delay circuit configured to delay the analog input signal; a first combiner configured to generate an analog residual signal by subtracting the first analog signal from the delayed analog input signal; a second ADC circuit configured to receive the residual analog signal and convert it into a second digital signal (Y1); a filter circuit configured to receive the first digital signal and output a filtered first digital signal (Y0?), the filter circuit having a transfer function corresponding to a combined transfer function of the DAC circuit and the second ADC circuit; and a second combiner configured to generate the digital output signal (Vout) byType: ApplicationFiled: June 28, 2022Publication date: January 19, 2023Inventor: Muhammed Bolatkale
-
Patent number: 11555901Abstract: Example aspects are directed to operating a SPAD receiver such as may be used in a light detection and ranging (Lidar) system. In one example, the SPAD receiver has SPAD circuitry for multiple photon detections using a single-channel TDC (time-to-digital converter), and such photon detection is quenched after detection so as to establish an effective pre-defined OFF period. In response, the SPAD circuitry is recharged for a subsequent ON period during which the SPAD circuitry is unquenched (or armed) for further photon detection and processing.Type: GrantFiled: July 27, 2020Date of Patent: January 17, 2023Assignee: NXP B.V.Inventors: Muhammed Bolatkale, Dongjin Son, Maxim Kulesh
-
Patent number: 11522557Abstract: A digital conversion system including a sigma-delta converter, a tone generator that generates injects a tone signal into the conversion path of the sigma-delta converter at a frequency that is outside operating signal frequency range, a tone detector that isolates and detects a level of the injected tone signal and provides a corresponding tone level value, a tone ratio comparator that converts the tone level value into a tone level ratio and that compares the converted tone level ratio with an expected tone level ratio to provide an error signal, and a loop controller that converts the error signal to a correction signal to adjust a loop filter frequency the sigma-delta converter. Tones may be serially injected one at a time or simultaneously in parallel for determining a measured tone level ratio for comparison with a corresponding one of multiple stored expected tone level ratios.Type: GrantFiled: July 29, 2021Date of Patent: December 6, 2022Assignee: NXP B.V.Inventors: Robert Rutten, Martin Kessel, Hendrik van der Ploeg, Lucien Johannes Breems, Muhammed Bolatkale, Evert-Jan Pol, Manfred Zupke, Bernard Burdiek, Johannes Hubertus Antonius Brekelmans, Shagun Bajoria
-
Patent number: 11502699Abstract: A digital conversion system including a sigma-delta converter, a signal generator providing a substantially symmetrical injection signal that is injected into the sigma-delta converter conversion path, bandpass filters for filtering the injection signal and the output of the sigma-delta converter, a correlator that correlates the filtered signals for providing an error signal, and a loop controller that uses the error signal to adjust a resonant frequency of the sigma-delta converter to output a target notch frequency. The loop controller may adjust a resonant frequency of a loop filter of the sigma-delta converter, in which the bandpass filters may each be centered at the target notch frequency at the output of the sigma-delta converter. The correlator may include a complex conjugate block, a multiplier and a mean calculator. The loop controller may include a converter and an amplifier and an integrator or a least-mean square block.Type: GrantFiled: June 24, 2021Date of Patent: November 15, 2022Assignee: NXP B.V.Inventors: Robert Rutten, Hendrik van der Ploeg, Lucien Johannes Breems, Martin Kessel, Muhammed Bolatkale, Bernard Burdiek, Manfred Zupke, Johannes Hubertus Antonius Brekelmans, Shagun Bajoria
-
Techniques for high-speed excess loop delay compensation in sigma-delta analog-to-digital converters
Patent number: 11463101Abstract: The present disclosure relates generally to techniques for continuous-time sigma-delta analog-to-digital converter (ADC). The continuous-time sigma-delta ADC may include a feed-forward capacitor in parallel with a current-steering excess loop delay (ELD) digital-to-analog converter (DAC), and by creating a zero in a transfer function of a Gm cell, both an ELD feedback loop settling and a main feedback loop may be recovered. As a result, the performance and stability of the continuous-time sigma-delta ADC can be achieved. Additionally, a summation node in the continuous-time sigma-delta ADC may offer flexibility in the architecture design of the continuous-time sigma-delta ADC.Type: GrantFiled: January 26, 2021Date of Patent: October 4, 2022Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale -
TECHNIQUES FOR HIGH-SPEED EXCESS LOOP DELAY COMPENSATION IN SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS
Publication number: 20220239314Abstract: The present disclosure relates generally to techniques for continuous-time sigma-delta analog-to-digital converter (ADC). The continuous-time sigma-delta ADC may include a feed-forward capacitor in parallel with a current-steering excess loop delay (ELD) digital-to-analog converter (DAC), and by creating a zero in a transfer function of a Gm cell, both an ELD feedback loop settling and a main feedback loop may be recovered. As a result, the performance and stability of the continuous-time sigma-delta ADC can be achieved. Additionally, a summation node in the continuous-time sigma-delta ADC may offer flexibility in the architecture design of the continuous-time sigma-delta ADC.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Inventors: Chenming ZHANG, Lucien Johannes BREEMS, Muhammed BOLATKALE -
Publication number: 20220091239Abstract: Exemplary aspects of the present disclosure involve a SPAD receiver having circuitry for photon detection and having a plurality TDCs (time-to-digital converters) to detect multiple photons. Such circuitry may be set to accumulate photon counts over relatively coarse time ranges. In such accumulation of photons in relatively coarse time ranges, photon counts may be binned for each time range. Possible targets may then be identified by examination of the bins. Upon identification of the possible targets, a plurality of TDCs may be used over a more refined time ranges such as the time ranges corresponding to the identified possible target or targets.Type: ApplicationFiled: September 24, 2020Publication date: March 24, 2022Inventors: Muhammed Bolatkale, Dongjin Son, Maxim Kulesh
-
Patent number: 11271585Abstract: A N-bit continuous-time sigma-delta modulator, SDM, (800) includes an input configured to receive an input analog signal (302); a first summing junction (304) configured to subtract a feedback analog signal (303) from the input analog signal (302); a loop filter (306) configured to filter an output signal from the first summing junction (304): an N-bit analog-to-digital converter, ADC, comprising at least one 1-bit ADC configured to convert the filtered analog output signal (309) to a digital output signal (314) where each 1-bit ADC comprises at least one pair of comparator latches (336, 356); and a feedback path (316) for routing the digital output signal to the first summing junction (304). The feedback path (316) includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal (314) to an analog form.Type: GrantFiled: October 8, 2020Date of Patent: March 8, 2022Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Publication number: 20220026543Abstract: Example aspects are directed to operating a SPAD receiver such as may be used in a light detection and ranging (Lidar) system. In one example, the SPAD receiver has SPAD circuitry for multiple photon detections using a single-channel TDC (time-to-digital converter), and such photon detection is quenched after detection so as to establish an effective pre-defined OFF period. In response, the SPAD circuitry is recharged for a subsequent ON period during which the SPAD circuitry is unquenched (or armed) for further photon detection and processing.Type: ApplicationFiled: July 27, 2020Publication date: January 27, 2022Inventors: Muhammed Bolatkale, Dongjin Son, Maxim Kulesh
-
Patent number: 11038522Abstract: An apparatus including analog-to-digital conversion (ADC) circuitry is disclosed. The apparatus includes a plurality of comparators susceptible to offset variation and a shuffler circuit configured to shuffle input sources to the respective comparators. Feedback circuitry is also included and is configured and arranged with the ADC circuitry to detect offset variation in the outputs of each comparators for the shuffled inputs, relative to outputs of the plurality of comparators and compensate for the offset variation in the comparators based on the offset differences between the respective comparators.Type: GrantFiled: February 3, 2020Date of Patent: June 15, 2021Assignee: NXP B.V.Inventors: Johan Frederik Witte, Lucien Johannes Breems, Robert Rutten, Muhammed Bolatkale, Johannes Hubertus Antonius Brekelmans, Shagun Bajoria, Albertus Willibrordus Oude Essink
-
Publication number: 20210126648Abstract: A N-bit continuous-time sigma-delta modulator, SDM, (800) includes an input configured to receive an input analog signal (302); a first summing junction (304) configured to subtract a feedback analog signal (303) from the input analog signal (302); a loop filter (306) configured to filter an output signal from the first summing junction (304): an N-bit analog-to-digital converter, ADC, comprising at least one 1-bit ADC configured to convert the filtered analog output signal (309) to a digital output signal (314) where each 1-bit ADC comprises at least one pair of comparator latches (336, 356); and a feedback path (316) for routing the digital output signal to the first summing junction (304). The feedback path (316) includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal (314) to an analog form.Type: ApplicationFiled: October 8, 2020Publication date: April 29, 2021Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Patent number: 10763888Abstract: A method includes using a first feedback loop to compensate for a first excess loop delay (ELD) associated with a first quantizer and a first DAC of the first feedback loop. The first quantizer provides a first quantizer output to a second feedback loop. A second feedback loop compensates for a second ELD associated a second quantizer and a second DAC of the second feedback loop. The second quantizer reduces a metastability error associated with the first quantizer output.Type: GrantFiled: May 9, 2019Date of Patent: September 1, 2020Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Patent number: 10541699Abstract: Aspects of the disclosure are directed to compensating for errors in in an analog-to-digital converter circuit (ADC). As may be implemented in accordance with one or more embodiments, an apparatus and/or method involves an ADC that converts an analog signal into a digital signal using an output from a digital-to-analog converter circuit (DAC). A compensation circuit generates a compensation output by, for respective signal portions provided to the DAC, generating a feedback signal based on an incompatibility between the conversion of the signal portions into an analog signal and the value of the signal portions provided to the DAC. A compensation output is generated based on the signal input to the DAC with a gain applied thereto, based on the feedback signal.Type: GrantFiled: October 11, 2018Date of Patent: January 21, 2020Assignee: NXP B.V.Inventors: Robert Rutten, Massimo Ciacci, Manfred Zupke, Lucien Johannes Breems, Johannes Hubertus Antonius Brekelmans, Muhammed Bolatkale, Shagun Bajoria, Soheil Bahrami
-
Patent number: 10439634Abstract: A multi-bit continuous-time sigma-delta modulator, SDM, includes an input configured to receive an input analog signal; a first summing junction configured to subtract a feedback analog signal from the input analog signal; a loop filter configured to filter an output signal from the first summing junction (304): an analog-to-digital converter, ADC, configured to convert the filtered analog output signal to a digital output signal; and a feedback path for routing the digital output signal to the first summing junction. The feedback path includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal to an analog form. The ADC comprises a plurality of N-bit comparator latches that are each locally time-interleaved with at least a pair of latches and configured to function in a complementary manner and provide a combined complementary output.Type: GrantFiled: March 25, 2018Date of Patent: October 8, 2019Assignee: NXP B.V.Inventors: Muhammed Bolatkale, Lucien Johannes Breems