Patents by Inventor Mun-Gyu Kim
Mun-Gyu Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11901869Abstract: Disclosed is an amplifier capable of minimizing shortcircuit current of an output stage of a buffer upon transition of an output voltage while having a high slew rate without increasing power consumption. The amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, and a short-circuit current minimization circuit. Alternatively, the amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, a short-circuit current minimization circuit, and a slew rate improvement circuit.Type: GrantFiled: February 18, 2022Date of Patent: February 13, 2024Assignee: DB HiTek, Co., Ltd.Inventors: Mun Gyu Kim, Yong In Park
-
Patent number: 11711059Abstract: Disclosed are a slew boost amplifier and a display driver having the same, which include a first current generation circuit configured to apply a first current to an upper current mirror circuit, a second current generation circuit configured to apply a second current to a lower current mirror circuit, and a comparison circuit configured to detect a difference between an input voltage and an output voltage and to apply the first current when the difference is greater than or equal to a first predetermined threshold and the second current generation circuit to apply the second current when the difference is less than a second predetermined threshold.Type: GrantFiled: October 26, 2022Date of Patent: July 25, 2023Assignee: DB HiTek, Co., Ltd.Inventor: Mun Gyu Kim
-
Publication number: 20230146284Abstract: Disclosed are a slew boost amplifier and a display driver having the same, which include a first current generation circuit configured to apply a first current to an upper current mirror circuit, a second current generation circuit configured to apply a second current to a lower current mirror circuit, and a comparison circuit configured to detect a difference between an input voltage and an output voltage and to apply the first current when the difference is greater than or equal to a first predetermined threshold and the second current generation circuit to apply the second current when the difference is less than a second predetermined threshold.Type: ApplicationFiled: October 26, 2022Publication date: May 11, 2023Inventor: Mun Gyu KIM
-
Publication number: 20220286091Abstract: Disclosed is an amplifier having a high slew rate without increasing power consumption. The amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, and a slew rate improvement circuit. Alternatively, the amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, a first slew rate improvement circuit, and a second slew rate improvement circuit.Type: ApplicationFiled: February 17, 2022Publication date: September 8, 2022Inventors: Mun Gyu KIM, Yong In PARK
-
Publication number: 20220286099Abstract: Disclosed is an amplifier capable of minimizing short-circuit current of an output stage of a buffer upon transition of an output voltage while having a high slew rate without increasing power consumption. The amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, and a short-circuit current minimization circuit. Alternatively, the amplifier includes an input unit, a conversion unit, an amplification unit, a frequency compensation circuit, a short-circuit current minimization circuit, and a slew rate improvement circuit.Type: ApplicationFiled: February 18, 2022Publication date: September 8, 2022Inventors: Mun Gyu KIM, Yong In PARK
-
Patent number: 11189244Abstract: An output amplifier includes an input unit including first and second input transistors, and a first bias transistor between a connection node of a source of the first input transistor and a source of the second input transistor and a first voltage source, a first current mirror including first and second transistors connected in series at a first connection node and between a second voltage source and a second connection node, and third and fourth transistors connected in series at a third connection node and between the second voltage source and a fourth connection node, and a second current mirror including fifth and sixth transistors between a fifth connection node and the first voltage source and connected in series at a sixth connection node, and seventh and eighth transistors between a seventh connection node and the first voltage source.Type: GrantFiled: April 28, 2020Date of Patent: November 30, 2021Assignee: DB HiTek Co., Ltd.Inventors: Mun Gyu Kim, Kyoung Tae Kim, Jae Hong Ko
-
Patent number: 10902806Abstract: A half-power buffer amplifier is disclosed. The amplifier includes an amplification unit configured to differentially amplify differential input signals, the amplification unit including nodes configured to output differentially amplified first to fourth output signals, a first output buffer unit including first and second transistors, and an output node to which the first and second transistors are connected, a second output buffer unit including third and fourth transistors, wherein the third and fourth transistors are connected to the output node, a first control switch between the first output node and the second transistor and controlled by a polarity control signal, and a second control switch between the second output node and the third transistor and controlled by a complement of the polarity control signal.Type: GrantFiled: June 19, 2019Date of Patent: January 26, 2021Assignee: DB HiTek Co., Ltd.Inventors: Dong Gwi Choi, Mun Gyu Kim
-
Patent number: 10886920Abstract: An output buffer circuit is disclosed to achieve a high slew rate without increasing current consumption. The output buffer circuit includes an input circuit configured to output a first signal and a second signal in response to an input signal, and a slew rate control circuit configured to connect one of the first signal and the second signal to an output terminal to control a slew rate of an output signal based on or in response to a potential difference between the input signal and the output signal.Type: GrantFiled: March 10, 2020Date of Patent: January 5, 2021Assignee: DB HiTek Co., Ltd.Inventors: Mun-Gyu Kim, Kyung-Tae Kim, Jae-Hong Ko
-
Publication number: 20200343893Abstract: An output buffer circuit is disclosed to achieve a high slew rate without increasing current consumption. The output buffer circuit includes an input circuit configured to output a first signal and a second signal in response to an input signal, and a slew rate control circuit configured to connect one of the first signal and the second signal to an output terminal to control a slew rate of an output signal based on or in response to a potential difference between the input signal and the output signal.Type: ApplicationFiled: March 10, 2020Publication date: October 29, 2020Inventors: Mun-Gyu KIM, Kyung-Tae KIM, Jae-Hong KO
-
Publication number: 20200342829Abstract: An output amplifier includes an input unit including first and second input transistors, and a first bias transistor between a connection node of a source of the first input transistor and a source of the second input transistor and a first voltage source, a first current mirror including first and second transistors connected in series at a first connection node and between a second voltage source and a second connection node, and third and fourth transistors connected in series at a third connection node and between the second voltage source and a fourth connection node, and a second current mirror including fifth and sixth transistors between a fifth connection node and the first voltage source and connected in series at a sixth connection node, and seventh and eighth transistors between a seventh connection node and the first voltage source.Type: ApplicationFiled: April 28, 2020Publication date: October 29, 2020Inventors: Mun Gyu KIM, Kyoung Tae KIM, Jae Hong KO
-
Patent number: 10762825Abstract: Disclosed is a gamma correction circuit and method capable of minimizing power consumption by adding third and fourth input amplifiers receiving reference voltages which are identical to voltages to first and second input amplifiers, respectively, and deactivating the first and second input amplifiers during an always on display (AOD) mode. The gamma correction circuit includes a first input amplifier configured to output a maximum voltage when active, a second input amplifier configured to output a minimum voltage when active, a third input amplifier configured to output a highest gamma voltage in response to the first reference voltage, and a fourth input amplifier configured to output a lowest gamma voltage in response to the second reference voltage. The first and second input amplifiers are deactivated when the display driving device operates in the AOD mode.Type: GrantFiled: December 27, 2018Date of Patent: September 1, 2020Assignee: DB HiTek Co., Ltd.Inventors: Kyoung-Tae Kim, Seung-Jin Yeo, Mun-Gyu Kim, Jae-Hong Ko
-
Publication number: 20200035175Abstract: A half-power buffer amplifier is disclosed. The amplifier includes an amplification unit configured to differentially amplify differential input signals, the amplification unit including nodes configured to output differentially amplified first to fourth output signals, a first output buffer unit including first and second transistors, and an output node to which the first and second transistors are connected, a second output buffer unit including third and fourth transistors, wherein the third and fourth transistors are connected to the output node, a first control switch between the first output node and the second transistor and controlled by a polarity control signal, and a second control switch between the second output node and the third transistor and controlled by a complement of the polarity control signal.Type: ApplicationFiled: June 19, 2019Publication date: January 30, 2020Inventors: Dong Gwi CHOI, Mun Gyu KIM
-
Publication number: 20200020268Abstract: Disclosed is a gamma correction circuit and method capable of minimizing power consumption by adding third and fourth input amplifiers receiving reference voltages which are identical to voltages to first and second input amplifiers, respectively, and deactivating the first and second input amplifiers during an always on display (AOD) mode. The gamma correction circuit includes a first input amplifier configured to output a maximum voltage when active, a second input amplifier configured to output a minimum voltage when active, a third input amplifier configured to output a highest gamma voltage in response to the first reference voltage, and a fourth input amplifier configured to output a lowest gamma voltage in response to the second reference voltage. The first and second input amplifiers are deactivated when the display driving device operates in the AOD mode.Type: ApplicationFiled: December 27, 2018Publication date: January 16, 2020Inventors: Kyoung Tae KIM, Seung Jin YEO, Mun Gyu KIM, Jae Hong KO
-
Patent number: 10504471Abstract: A half-power buffer and/or amplifier is disclosed. The half-power buffer and/or amplifier includes an amplifying unit including first and second transistors connected between a first voltage source having a first voltage and a third voltage source having a third voltage, and a first output node configured to connect the first and second transistors and to output a voltage over a first voltage range between the first and third voltages, a second output buffer unit including third and fourth transistors connected between a second voltage source having a second voltage and the third voltage source, and a second output node configured to connect the third and fourth transistors and to output a voltage over a second voltage range between the second and third voltages, and a first charge share switch unit connected between the gate of the second transistor and the first voltage source, and configured to perform a charge share and/or equalization operation.Type: GrantFiled: March 12, 2018Date of Patent: December 10, 2019Assignee: DB HiTek, Co., Ltd.Inventors: Mun Gyu Kim, Seung Jin Yeo, Dong Gwi Choi, Kyoung Tae Kim
-
Publication number: 20190080660Abstract: A half-power buffer and/or amplifier is disclosed. The half-power buffer and/or amplifier includes an amplifying unit including first and second transistors connected between a first voltage source having a first voltage and a third voltage source having a third voltage, and a first output node configured to connect the first and second transistors and to output a voltage over a first voltage range between the first and third voltages, a second output buffer unit including third and fourth transistors connected between a second voltage source having a second voltage and the third voltage source, and a second output node configured to connect the third and fourth transistors and to output a voltage over a second voltage range between the second and third voltages, and a first charge share switch unit connected between the gate of the second transistor and the first voltage source, and configured to perform a charge share and/or equalization operation.Type: ApplicationFiled: March 12, 2018Publication date: March 14, 2019Inventors: Mun Gyu KIM, Seung Jin YEO, Dong Gwi CHOI, Kyoung Tae KIM
-
Patent number: 9455690Abstract: Disclosed is a half-power buffer/amplifier. The half-power buffer/amplifier includes first and second amplifying blocks respectively corresponding to first and second channels, a first output buffer unit controlled by an output from the first amplifying block, and a second output buffer unit controlled by an output from the second amplifying block. Each of the first and second amplifying blocks includes an input unit configured to amplify a first input signal, thereby outputting first and second currents, and an amplifying unit including a first current mirror, a second current mirror, and a bias unit connected between the first current mirror and the second mirror. Nodes in the first and second amplifying blocks are selectively connected to source/drain terminals of transistors in the first and second amplifying blocks in response to a control signal.Type: GrantFiled: August 6, 2015Date of Patent: September 27, 2016Assignee: Dongbu HiTek Co., Ltd.Inventors: Mun Gyu Kim, Sun Young Lee, Jeong Tae Park, Seung Jin Yeo
-
Publication number: 20160173065Abstract: Disclosed is a half-power buffer/amplifier. The half-power buffer/amplifier includes first and second amplifying blocks respectively corresponding to first and second channels, a first output buffer unit controlled by an output from the first amplifying block, and a second output buffer unit controlled by an output from the second amplifying block. Each of the first and second amplifying blocks includes an input unit configured to amplify a first input signal, thereby outputting first and second currents, and an amplifying unit including a first current mirror, a second current mirror, and a bias unit connected between the first current mirror and the second mirror. Nodes in the first and second amplifying blocks are selectively connected to source/drain terminals of transistors in the first and second amplifying blocks in response to a control signal.Type: ApplicationFiled: August 6, 2015Publication date: June 16, 2016Inventors: Mun Gyu KIM, Sun Young LEE, Jeong Tae PARK, Seung Jin YEO
-
Patent number: 8170499Abstract: A mobile terminal is provided that includes a wireless communication unit configured to receive channel information and scan at least one channel, a controller configured to generate a channel database using the received channel information and generate a channel list according to a result of real time channel scanning using the channel database, and an output unit configured to display the channel list according to the result of the real time channel scanning under control of the controller.Type: GrantFiled: October 1, 2008Date of Patent: May 1, 2012Assignee: LG Electronics Inc.Inventors: Mun Gyu Kim, Yong Choi
-
Patent number: 8018387Abstract: The present invention relates to a portable terminal including a terminal body and a retractable antenna operatively connected to the terminal body and capable of being retractably housed into and withdrawn out of the terminal body. The retractable antenna includes a base rotatably supported at the terminal body, an antenna rod connected with the base and including at least one telescoping member for extending a length of the antenna rod, and a pivot connection unit connecting the base to the antenna rod and allowing the antenna rod to pivot with respect to the base.Type: GrantFiled: March 5, 2009Date of Patent: September 13, 2011Assignee: LG Electronics Inc.Inventors: Mun-Gyu Kim, Jong-Hyun Park
-
Publication number: 20090195463Abstract: The present invention relates to a portable terminal including a terminal body and a retractable antenna operatively connected to the terminal body and capable of being retractably housed into and withdrawn out of the terminal body. The retractable antenna includes a base rotatably supported at the terminal body, an antenna rod connected with the base and including at least one telescoping member for extending a length of the antenna rod, and a pivot connection unit connecting the base to the antenna rod and allowing the antenna rod to pivot with respect to the base.Type: ApplicationFiled: March 5, 2009Publication date: August 6, 2009Inventors: Mun-Gyu Kim, Jong-Hyun Park