Patents by Inventor Mun-Gyu SON
Mun-Gyu SON has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11823764Abstract: A processing-in-memory (PIM) device includes a multiplication-and-accumulation (MAC) circuit, a memory circuit, and an address pipeline circuit. The MAC circuit is configured to perform a MAC arithmetic operation or an element-wise multiplication (EWM) calculation for first input data and second input data to generate result data. The memory circuit is configured to output the first input data and the second input data to the MAC circuit in response to a read control signal and is configured to store the result data in response to a write control signal. The address pipeline circuit is configured to receive the read control signal to store an address signal used as a target address signal for designating a region of the memory circuit into which the result data are stored. In addition, the address pipeline circuit is configured to receive the write control signal to output the target address signal to the memory circuit.Type: GrantFiled: July 14, 2022Date of Patent: November 21, 2023Assignee: SK hynix Inc.Inventors: Mun Gyu Son, Chun Seok Jeong
-
Patent number: 11775295Abstract: A processing-in-memory (PIM) device includes a data storage region and an arithmetic circuit. The data storage region is configured to store first data and second data. The arithmetic circuit includes a zero-detection circuit and multiplier. The zero-detection circuit including first transfer gates, second transfer gates, and an output control logic circuit. The first controller and the second controller are configured to receive a first output value and a second output value generated by inverting the first output value. The first output value is having a value of “1” when all bits of the first data or the second data have a value of “0”. The output control logic circuit is configured to generate zero data including bits having a value of ‘0’ as output data of the multiplier when the second output value is a value of ‘0’.Type: GrantFiled: July 14, 2022Date of Patent: October 3, 2023Assignee: SK hynix Inc.Inventors: Mun Gyu Son, Choung Ki Song
-
Publication number: 20220358975Abstract: A processing-in-memory (PIM) device includes a multiplication-and-accumulation (MAC) circuit, a memory circuit, and an address pipeline circuit. The MAC circuit is configured to perform a MAC arithmetic operation or an element-wise multiplication (EWM) calculation for first input data and second input data to generate result data. The memory circuit is configured to output the first input data and the second input data to the MAC circuit in response to a read control signal and is configured to store the result data in response to a write control signal. The address pipeline circuit is configured to receive the read control signal to store an address signal used as a target address signal for designating a region of the memory circuit into which the result data are stored. In addition, the address pipeline circuit is configured to receive the write control signal to output the target address signal to the memory circuit.Type: ApplicationFiled: July 14, 2022Publication date: November 10, 2022Applicant: SK hynix Inc.Inventors: Mun Gyu SON, Chun Seok JEONG
-
Publication number: 20220350599Abstract: A processing-in-memory (PIM) device includes a data storage region and an arithmetic circuit. The data storage region is configured to store first data and second data. The arithmetic circuit includes a zero-detection circuit and multiplier. The zero-detection circuit including first transfer gates, second transfer gates, and an output control logic circuit. The first controller and the second controller are configured to receive a first output value and a second output value generated by inverting the first output value. The first output value is having a value of “1” when all bits of the first data or the second data have a value of “0”. The output control logic circuit is configured to generate zero data including bits having a value of ‘0’ as output data of the multiplier when the second output value is a value of ‘0’.Type: ApplicationFiled: July 14, 2022Publication date: November 3, 2022Applicant: SK hynix Inc.Inventors: Mun Gyu SON, Choung Ki SONG
-
Patent number: 11423959Abstract: A processing-in-memory (PIM) device includes a multiplier circuit, a memory circuit, and an address pipeline circuit. The multiplier circuit is configured to perform an element-wise multiplication (EWM) calculation of first input data and second input data to generate result data. The memory circuit is configured to output the first input data and the second input data to the multiplier circuit in response to a read control signal and is configured to store the result data in response to a write control signal. The address pipeline circuit is configured to receive the read control signal to store an address signal used as a target address signal for designating a region of the memory circuit into which the result data are stored. In addition, the address pipeline circuit is configured to receive the write control signal to output the target address signal to the memory circuit.Type: GrantFiled: May 13, 2021Date of Patent: August 23, 2022Assignee: SK hynix Inc.Inventors: Mun Gyu Son, Chun Seok Jeong
-
Patent number: 11422804Abstract: A processing-in-memory (PIM) device includes a data storage region and an arithmetic circuit. The data storage region is configured to store first data and second data. The arithmetic circuit includes a multiplier for performing a multiplying calculation of the first data and the second data. The arithmetic circuit is configured to perform a multiplication/accumulation (MAC) arithmetic operation of the first data and the second data. The arithmetic circuit includes a zero-detection circuit configured to disable input of the multiplier and to output zero data including multiple bits having a value of ‘0’ as output data of the multiplier, when all bits included in at least one of the first data and the second data have a value of ‘0’.Type: GrantFiled: January 11, 2021Date of Patent: August 23, 2022Assignee: SK hynix Inc.Inventors: Mun Gyu Son, Choung Ki Song
-
Publication number: 20220223185Abstract: A processing-in-memory (PIM) device includes a multiplier circuit, a memory circuit, and an address pipeline circuit. The multiplier circuit is configured to perform an element-wise multiplication (EWM) calculation of first input data and second input data to generate result data. The memory circuit is configured to output the first input data and the second input data to the multiplier circuit in response to a read control signal and is configured to store the result data in response to a write control signal. The address pipeline circuit is configured to receive the read control signal to store an address signal used as a target address signal for designating a region of the memory circuit into which the result data are stored. In addition, the address pipeline circuit is configured to receive the write control signal to output the target address signal to the memory circuit.Type: ApplicationFiled: May 13, 2021Publication date: July 14, 2022Applicant: SK hynix Inc.Inventors: Mun Gyu SON, Chun Seok JEONG
-
Publication number: 20210208878Abstract: A processing-in-memory (PIM) device includes a data storage region and an arithmetic circuit. The data storage region is configured to store first data and second data. The arithmetic circuit includes a multiplier for performing a multiplying calculation of the first data and the second data. The arithmetic circuit is configured to perform a multiplication/accumulation (MAC) arithmetic operation of the first data and the second data. The arithmetic circuit includes a zero-detection circuit configured to disable input of the multiplier and to output zero data including multiple bits having a value of ‘0’ as output data of the multiplier, when all bits included in at least one of the first data and the second data have a value of ‘0’.Type: ApplicationFiled: January 11, 2021Publication date: July 8, 2021Applicant: SK hynix Inc.Inventors: Mun Gyu SON, Choung Ki SONG
-
Patent number: 10902902Abstract: A memory system may include a memory system may include a memory device including a table suitable for managing rows for an additional refresh operation; and a memory controller comprising: a replica table corresponding to the table of the memory; an error history storage circuit suitable for storing an error history of the memory device; and a determination circuit suitable for determining whether to perform an active operation of a target row to be evicted from the replica table without the additional refresh operation, using the error history, when the target row is present.Type: GrantFiled: October 30, 2019Date of Patent: January 26, 2021Assignee: SK hynix Inc.Inventor: Mun-Gyu Son
-
Publication number: 20200066329Abstract: A memory system may include a memory system may include a memory device including a table suitable for managing rows for an additional refresh operation; and a memory controller comprising: a replica table corresponding to the table of the memory; an error history storage circuit suitable for storing an error history of the memory device; and a determination circuit suitable for determining whether to perform an active operation of a target row to be evicted from the replica table without the additional refresh operation, using the error history, when the target row is present.Type: ApplicationFiled: October 30, 2019Publication date: February 27, 2020Inventor: Mun-Gyu SON
-
Patent number: 10475503Abstract: A circuit for selecting a row of memory cells of a memory device to be refreshed may include: a cold table suitable for storing as a cold row a row selected as a hammered row when the row selected as the hammered row is neither one of cold rows stored in the cold table nor one of hot rows stored in a hot table; and the hot table suitable for storing, as a hot row, the row selected as the hammered row when the row selected as the hammered row is one of the cold rows stored in the cold table.Type: GrantFiled: May 21, 2018Date of Patent: November 12, 2019Assignees: SK hynix Inc., Seoul National University R&DB FoundationInventors: Sung-Joo Yoo, Mun-Gyu Son
-
Publication number: 20180342281Abstract: A circuit for selecting a row of memory cells of a memory device to be refreshed may include: a cold table suitable for storing as a cold row a row selected as a hammered row when the row selected as the hammered row is neither one of cold rows stored in the cold table nor one of hot rows stored in a hot table; and the hot table suitable for storing, as a hot row, the row selected as the hammered row when the row selected as the hammered row is one of the cold rows stored in the cold table.Type: ApplicationFiled: May 21, 2018Publication date: November 29, 2018Inventors: Sung-Joo YOO, Mun-Gyu SON