Patents by Inventor Murali S. Chinnakonda
Murali S. Chinnakonda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9552206Abstract: Traditionally, providing parallel processing within a multi-core system has been very difficult. Here, however, a system is provided where serial source code is automatically converted into parallel source code, and a processing cluster is reconfigured “on the fly” to accommodate the parallelized code based on an allocation of memory and compute resources. Thus, the processing cluster and its corresponding system programming tool provide a system that can perform parallel processing from a serial program that is transparent to a user. Generally, a control node connected to the address and data leads of a host processor uses messages to control the processing of data in a processing cluster. The cluster includes nodes of parallel processors, shared function memory, a global load/store, and hardware accelerators all connected to the control node by message busses. A crossbar data interconnect routes data to the cluster circuits separate from the message busses.Type: GrantFiled: September 14, 2011Date of Patent: January 24, 2017Assignee: Texas Instruments IncorporatedInventors: William M. Johnson, Murali S. Chinnakonda, Jeffrey L. Nye, Toshio Nagata, John W. Glotzbach, Hamid R. Sheikh, Ajay Jayaraj, Stephen Busch, Shalini Gupta, Robert J.P. Nychka, David H. Bartley, Ganesh Sundararajan
-
Publication number: 20120131309Abstract: Traditionally, providing parallel processing within a multi-core system has been very difficult. Here, however, a system in provided where serial source code is automatically converted into parallel source code, and a processing cluster is reconfigured “on the fly” to accommodate the parallelized code based on an allocation of memory and compute resources. Thus, the processing cluster and its corresponding system programming tool provide a system that can perform parallel processing from a serial program that is transparent to a user.Type: ApplicationFiled: September 14, 2011Publication date: May 24, 2012Applicant: Texas Instruments IncorporatedInventors: William M. Johnson, Murali S. Chinnakonda, Jeffrey L. Nye, Toshio Nagata, John W. Glotzbach, Hamid R. Sheikh, Ajay Jayaraj, Stephen Busch, Shalini Gupta, Robert J.P. Nychka, David H. Bartley, Ganesh Sundararajan
-
Patent number: 6963962Abstract: A memory system for operation with a processor, such as a digital signal processor, includes a high speed pipelined memory, a store buffer for holding store access requests from the processor, a load buffer for holding load access requests from the processor, and a memory control unit for processing access requests from the processor, from the store buffer and from the load buffer. The memory control unit may include prioritization logic for selecting access requests in accordance with a priority scheme and bank conflict logic for detecting and handling conflicts between access requests. The pipelined memory may be configured to output two load results per clock cycle at very high speed.Type: GrantFiled: April 11, 2002Date of Patent: November 8, 2005Assignee: Analog Devices, Inc.Inventors: Hebbalalu S. Ramagopal, Murali S. Chinnakonda, Thang M. Tran
-
Patent number: 6889314Abstract: Disclosed herein is a method for matching dependency coordinates and an efficient apparatus for performing the dependency coordinate matching very quickly. A plurality of buffers to store instructions is set forth. Each storage location of a buffer corresponds to a particular pair of dependency coordinates. Dependency matching logic receives the dependency coordinates for a buffered instruction and scheduling information pertaining to dispatched instructions. The dependency matching logic indicates whether a dependency precludes scheduling of the corresponding buffered instruction. Dependency checking logic produces a ready signal for the buffered instruction when no such dependency is indicated by the dependency matching logic.Type: GrantFiled: September 26, 2001Date of Patent: May 3, 2005Assignee: Intel CorporationInventors: Nicholas G. Samra, Murali S. Chinnakonda
-
Publication number: 20030196058Abstract: A memory system for operation with a processor, such as a digital signal processor, includes a high speed pipelined memory, a store buffer for holding store access requests from the processor, a load buffer for holding load access requests from the processor, and a memory control unit for processing access requests from the processor, from the store buffer and from the load buffer. The memory control unit may include prioritization logic for selecting access requests in accordance with a priority scheme and bank conflict logic for detecting and handling conflicts between access requests. The pipelined memory may be configured to output two load results per clock cycle at very high speed.Type: ApplicationFiled: April 11, 2002Publication date: October 16, 2003Inventors: Hebbalalu S. Ramagopal, Murali S. Chinnakonda, Thang M. Tran
-
Publication number: 20030196072Abstract: A digital signal processor includes an instruction fetch unit for fetching and decoding instructions, a data cache, a memory, an execution unit, including a register file, for executing the instructions, and a load control unit for loading data from the data cache to the register file in response to instructions of a first instruction type and for loading data from the memory to the register file in response to instructions of a second instruction type. Instructions of the first instruction type may be microcontroller instructions, and instructions of the second instruction type may be digital signal processor instructions. The execution unit may include a microcontroller execution unit having a first number of pipeline stages for executing the microcontroller instructions and a digital signal processor execution unit having a second number of pipeline stages for executing the digital signal processor instructions.Type: ApplicationFiled: April 11, 2002Publication date: October 16, 2003Inventors: Murali S. Chinnakonda, Hebbalalu S. Ramagopal, David Witt
-
Publication number: 20030061466Abstract: Disclosed herein is a method for matching dependency coordinates and an efficient apparatus for performing the dependency coordinate matching very quickly. A plurality of buffers to store instructions is set forth. Each storage location of a buffer corresponds to a particular pair of dependency coordinates. Dependency matching logic receives the dependency coordinates for a buffered instruction and scheduling information pertaining to dispatched instructions. The dependency matching logic indicates whether a dependency precludes scheduling of the corresponding buffered instruction. Dependency checking logic produces a ready signal for the buffered instruction when no such dependency is indicated by the dependency matching logic.Type: ApplicationFiled: September 26, 2001Publication date: March 27, 2003Inventors: Nicholas G. Samra, Murali S. Chinnakonda
-
Patent number: 5737629Abstract: A pipelined or superscalar processor (10) that executes operations utilizing operand data of variable bit widths improves parallel performance by partitioning a fixed bit width operand (200) into several partial operand fields (215, 216 and 217), and checking for data dependencies, tagging and forwarding data in these fields independently of one another. An instruction decoder (18) concurrently dispatches multiple ROPs to various functional units (20, 21, 22 and 80). Conflicts which arise with respect to register resources are resolved through register renaming. However, implementation of register renaming is difficult when register structures are overlapping. The present invention supports independent dependency checking, tagging and forwarding of partial bit fields of a register operand which, in combination, allow renaming of registers. Therefore, the variable width register operand structure greatly assists the processor to resolve data dependencies.Type: GrantFiled: June 27, 1996Date of Patent: April 7, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Gerald D. Zuraski, Jr., Scott A. White, Murali S. Chinnakonda, David S. Christie
-
Patent number: 5590352Abstract: A pipelined or superscalar processor (10) that executes operations utilizing operand data of variable bit widths improves parallel performance by partitioning a fixed bit width operand (200) into several partial operand fields (215, 216 and 217), and checking for data dependencies, tagging and forwarding data in these fields independently of one another. An instruction decoder (18) concurrently dispatches multiple ROPs to various functional units (20, 21, 22 and 80). Conflicts which arise with respect to register resources are resolved through register renaming. However, implementation of register renaming is difficult when register structures are overlapping. The present invention supports independent dependency checking, tagging and forwarding of partial bit fields of a register operand which, in combination, allow renaming of registers. Therefore, the variable width register operand structure greatly assists the processor to resolve data dependencies.Type: GrantFiled: April 26, 1994Date of Patent: December 31, 1996Assignee: Advanced Micro Devices, Inc.Inventors: Gerald D. Zuraski, Jr., Scott A. White, Murali S. Chinnakonda, David S. Christie