Patents by Inventor Muralidharan Chinnakonda
Muralidharan Chinnakonda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100161901Abstract: The application describes a data processor operable to process data, and comprising: a cache in which a storage location of a data item within said cache is identified by an address, said cache comprising a plurality of storage locations and said data processor comprising a cache directory operable to store a physical address indicator for each storage location comprising stored data; a hash value generator operable to generate a generated hash value from at least some of said bits of said address said generated hash value having fewer bits than said address; a buffer operable to store a plurality of hash values relating to said plurality of storage locations within said cache; wherein in response to a request to access said data item said data processor is operable to compare said generated hash value with at least some of said plurality of hash values stored within said buffer and in response to a match to indicate a indicated storage location of said data item; and said data processor is operable to accessType: ApplicationFiled: August 1, 2005Publication date: June 24, 2010Applicants: ARM Limited, Texas Instruments IncorporatedInventors: Barry Williamson, Gerard Williams, Muralidharan Chinnakonda
-
Publication number: 20070113058Abstract: An apparatus comprising detection logic configured to detect a loop among a set of instructions, the loop comprising one or more instructions of a first type of instruction and a second type of instruction and a co-processor configured to execute the loop detected by the detection logic, the co-processor comprising an instruction queue. The apparatus further comprises fetch logic configured to fetch instructions; decode logic configured to determine instruction type; a processor configured to execute the loop detected by the detection logic, wherein the loop comprises one or more instructions of the first type of instruction, and an execution unit configured to execute the loop detected by the detection logic.Type: ApplicationFiled: November 14, 2005Publication date: May 17, 2007Applicant: Texas Instruments IncorporatedInventors: Thang Tran, Muralidharan Chinnakonda
-
Publication number: 20070028047Abstract: The application describes a data processor operable to process data, and comprising: a cache in which a storage location of a data item within said cache is identified by an address, said cache comprising a plurality of storage locations and said data processor comprising a cache directory operable to store a physical address indicator for each storage location comprising stored data; a hash value generator operable to generate a generated hash value from at least some of said bits of said address said generated hash value having fewer bits than said address; a buffer operable to store a plurality of hash values relating to said plurality of storage locations within said cache; wherein in response to a request to access said data item said data processor is operable to compare said generated hash value with at least some of said plurality of hash values stored within said buffer and in response to a match to indicate a indicated storage location of said data item; and said data processor is operable to accessType: ApplicationFiled: August 1, 2005Publication date: February 1, 2007Applicants: ARM Limited, Texas Instruments IncorporatedInventors: Barry Williamson, Gerard Williams, Muralidharan Chinnakonda
-
Publication number: 20070028051Abstract: The application discloses a data processor operable to process data, said data processor comprising: a cache having a data item storage location identified by an address; a hash value generator operable to generate a hash value from at least some of said bits of said address said hash value having fewer bits than said address; a buffer operable to store a plurality of hash values relating to a plurality of storage locations within said cache; wherein in response to a request to access said data item storage location said data processor is operable to compare a hash value generated from said address with at least some of said plurality of hash values stored within said buffer. The comparison providing an indication of the storage location of the data item.Type: ApplicationFiled: August 1, 2005Publication date: February 1, 2007Applicants: ARM Limited, Texas Instruments IncorporatedInventors: Barry Williamson, Gerard Williams, Muralidharan Chinnakonda, Raul Garibay
-
Publication number: 20060271738Abstract: A processor comprises decode logic that determines an instruction type for each instruction fetched, a first level cache, a second level cache coupled to the first level cache, and control logic operatively coupled to the first and second level caches. The control logic preferably causes cache linefills to be performed to the first level cache upon cache misses for a first type of instruction, but precludes linefills from being performed to the first level cache for a second type of instruction.Type: ApplicationFiled: May 24, 2005Publication date: November 30, 2006Applicant: Texas Instruments IncorporatedInventors: Thang Tran, Raul Garibay, Muralidharan Chinnakonda, Paul Miller
-
Publication number: 20060200649Abstract: A method comprising loading a plurality of data bytes from a data cache in response to a load instruction, determining the most significant bit of at least one of the data bytes using a first logic, arranging at least some of the data bytes onto a data bus using a second logic substantially coupled in parallel with the first logic, and performing a sign extension on the data bus using the second logic.Type: ApplicationFiled: February 17, 2005Publication date: September 7, 2006Applicant: Texas Instruments IncorporatedInventors: Rajinder Singh, Muralidharan Chinnakonda, Bhasi Kaithamana
-
Publication number: 20060047884Abstract: A system and method for power efficient memory caching. Some illustrative embodiments may include a system comprising: a hash address generator coupled to an address bus (the hash address generator converts a bus address present on the address bus into a current hashed address); a cache memory coupled to the address bus (the cache memory comprises a tag stored in one of a plurality of tag cache ways and data stored in one of a plurality of data cache ways); and a hash memory coupled to the address bus (the hash memory comprises a saved hashed address, the saved hashed address associated with the data and the tag). Less than all of the plurality of tag cache ways are enabled when the current hashed address matches the saved hashed addresses. An enabled tag cache way comprises the tag.Type: ApplicationFiled: April 19, 2005Publication date: March 2, 2006Applicant: Texas Instruments IncorporatedInventors: Thang Tran, Muralidharan Chinnakonda, Rajinder Singh
-
Publication number: 20060047912Abstract: The present disclosure describes a system and method for high performance, power efficient store buffer forwarding. Some illustrative embodiments may include a system, comprising: a processor coupled to an address bus; a cache memory that couples to the address bus and comprises cache data (the cache memory divided into a plurality of ways); and a store buffer that couples to the address bus, and comprises store buffer data, a store buffer way and a store buffer index. The processor selects the store buffer data for use by a data load operation if a selected way of the plurality of ways matches the store buffer way, and if at least part of the bus address matches the store buffer index.Type: ApplicationFiled: August 30, 2005Publication date: March 2, 2006Applicant: Texas Instruments IncorporatedInventor: Muralidharan Chinnakonda