Patents by Inventor Myoung-bo Kwak
Myoung-bo Kwak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240080228Abstract: A data receiving device may include a dummy stage block. The dummy stage block may include m dummy stages, wherein m is a natural number greater than or equal to two. Each of the m dummy stages may be configured to remove inter-symbol interference (ISI) from a dummy input signal using dummy coefficient information to generate a dummy output signal free of the ISI. Each of the m dummy stages may be further configured to output the dummy output signal. A normal stage block may include n normal stages, wherein n is a natural number greater than or equal to two. Each of the n normal stages may be configured to remove ISI from an input signal using coefficient information to generate an output signal free of the ISI and may be further configured to output the output signal.Type: ApplicationFiled: April 13, 2023Publication date: March 7, 2024Inventors: Jin Ook JUNG, Jae Woo PARK, Myoung Bo KWAK, Young Min KU, Kyoung Jun ROH, Jung Hwan CHOI
-
Publication number: 20230057178Abstract: A semiconductor device including an error amplifier configured to receive a voltage of an output node and a reference voltage, a flipped voltage follower (FVF) circuit configured to receive an output of the error amplifier and maintain the voltage of the output node at the reference voltage, and a bias current control circuit configured to receive first to third mode signals, control a magnitude of a bias current flowing through the FVF circuit based on the first to third mode signals, control the bias current of a first magnitude, based on the first mode signal, control the bias current of a second magnitude smaller than the first magnitude, based on the second mode signal, and control the bias current of a third magnitude smaller than the second magnitude, based on the third mode signal.Type: ApplicationFiled: May 13, 2022Publication date: February 23, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung Jun ROH, Jae Woo PARK, Jun Han CHOI, Myoung Bo KWAK, Jung Hwan CHOI
-
Patent number: 11012077Abstract: An integrated circuit includes: a phase-shifted data signal generation circuit configured to generate a plurality of phase-shifted data signals from an input data signal based on at least one phase-shifted clock signal; a synchronization circuit configured to generate a plurality of synchronization data signals by applying the at least one phase-shifted clock signal to the plurality of phase-shifted data signals provided by the phase-shifted data signal generation circuit; and a control signal generation circuit configured to perform logic operations on the plurality of synchronization data signals to generate a phase control signal for controlling a phase of the at least one phase-shifted clock signal, and generate a frequency control signal for controlling a frequency of the at least one phase-shifted clock signal.Type: GrantFiled: July 31, 2019Date of Patent: May 18, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-kyun Shin, Myoung-bo Kwak, Jong-shin Shin, Jung-myung Choi, Jin-wook Burm, Chang-zhi Yu, Dae-wung Lee
-
Publication number: 20200119739Abstract: An integrated circuit includes: a phase-shifted data signal generation circuit configured to generate a plurality of phase-shifted data signals from an input data signal based on at least one phase-shifted clock signal; a synchronization circuit configured to generate a plurality of synchronization data signals by applying the at least one phase-shifted clock signal to the plurality of phase-shifted data signals provided by the phase-shifted data signal generation circuit; and a control signal generation circuit configured to perform logic operations on the plurality of synchronization data signals to generate a phase control signal for controlling a phase of the at least one phase-shifted clock signal, and generate a frequency control signal for controlling a frequency of the at least one phase-shifted clock signal.Type: ApplicationFiled: July 31, 2019Publication date: April 16, 2020Applicants: Samsung Electronics Co., Ltd., SOGANG UNIVERSITY RESEARCH FOUNDATIONInventors: Seong-kyun SHIN, Myoung-bo KWAK, Jong-shin SHIN, Jung-myung CHOI, Jin-wook BURM, Chang-zhi YU, Dae-wung LEE
-
Patent number: 7701262Abstract: A transmission line driver and a serial interface data transmission device including the same are provided. The transmission line driver includes a pre-driver configured to generate and output differential input data signals based on a serial transmission data signal, a differential amplifier configured to receive the differential input data signals and to output differential output data signals, and a common mode controller configured to drive the differential output data signals to a predetermined common mode voltage in an idle mode. Accordingly, power consumption can be reduced and a common mode specification can be supported.Type: GrantFiled: July 23, 2007Date of Patent: April 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chi Won Kim, Ji Young Kim, Myoung Bo Kwak, Jong Shin Shin, Seung Hee Yang, Hyun-Goo Kim, Jae Hyun Park
-
Patent number: 7557602Abstract: A pre-emphasis circuit capable of controlling the slew rate of a signal output from a buffer that transfers the output signal to an output driver to increase the range of a controllable voltage step includes a first buffer, a second buffer, and an output driver. The first buffer buffers first and second main input signals having phases opposite to each other, outputs first and second main output signals, and controls slew rates of the first and second main output signals using at least one main control signal. The second buffer buffers first and second sub-input signals having phases opposite to each other, outputs first and sub-output signals, and controls slew rates of the first and second sub-output signals using at least one sub-control signal. The output driver generates first and second output signals having opposite phases using at least two control signals and the output signals of the first and second buffers.Type: GrantFiled: August 18, 2006Date of Patent: July 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chi-Won Kim, Myoung-Bo Kwak, Jong-Shin Shin
-
Patent number: 7558311Abstract: A spread spectrum clock generator (SSCG) and method of generating a spread spectrum clock (SSC) signal, in which the SSCG may include a controller outputting a given modulation voltage signal based on a difference between an average frequency of a first feedback signal and a comparison frequency signal input thereto, or based on comparison in total phase variations between a second feedback signal and the comparison frequency signal, and a sub-system for generating a first control voltage as a function of an input reference frequency signal and a second feedback signal input thereto. An adder may add the first control voltage signal and the modulation voltage signal to generate a second control voltage signal, and a voltage control oscillator (VCO) may generate the SSC signal based on the second control voltage signal.Type: GrantFiled: August 17, 2005Date of Patent: July 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-shin Shin, Duck-hyun Chang, Ji-young Kim, Myoung-bo Kwak, Il-won Seo, Jae-Hyun Park, Hyun-goo Kim, Chi-won Kim
-
Patent number: 7436904Abstract: Provided are a data recovery apparatus and method for recovering (parallel) data from serial data received via a high-speed serial link with a reduced data recovery error rate. The data recovery apparatus includes a clock signal generating circuit and a data recovery circuit. The clock signal generating circuit generates at least two clock signal groups including first and second clock signal groups with different phases for alternate use in the data recovery circuit. The data recovery circuit recovers the data from the serial data by oversampling the serial data using one of the at least two clock signal groups selected based on the number of rising edges of sampling clock signals of the selected clock signal group being within an eye open region of the serial data.Type: GrantFiled: February 19, 2004Date of Patent: October 14, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Myoung-Bo Kwak
-
Publication number: 20070046350Abstract: A pre-emphasis circuit capable of controlling the slew rate of a signal output from a buffer that transfers the output signal to an output driver to increase the range of a controllable voltage step includes a first buffer, a second buffer, and an output driver. The first buffer buffers first and second main input signals having phases opposite to each other, outputs first and second main output signals, and controls slew rates of the first and second main output signals using at least one main control signal. The second buffer buffers first and second sub-input signals having phases opposite to each other, outputs first and sub-output signals, and controls slew rates of the first and second sub-output signals using at least one sub-control signal. The output driver generates first and second output signals having opposite phases using at least two control signals and the output signals of the first and second buffers.Type: ApplicationFiled: August 18, 2006Publication date: March 1, 2007Inventors: Chi-Won Kim, Myoung-Bo Kwak, Jong-Shin Shin
-
Publication number: 20060170459Abstract: A multiplexer and methods thereof. In an example, the multiplexer may receive a first periodic signal with a first active duration and a second periodic signal with a second active duration, the first and second active durations not overlapping. The multiplexer may transition statuses of first and second transmission gates based on the first and second periodic signals, respectively, such that each of the first and second transmission gates are set to the same status during at least one time period (e.g., between the first and second active durations where both the first and second periodic signals are inactive). In a further example, the example multiplexer may include first and second transmission gates receiving first and second input signals which may be controlled by the first and second control signals.Type: ApplicationFiled: January 27, 2006Publication date: August 3, 2006Inventors: Jong-Shin Shin, Ji-Young Kim, Myoung-Bo Kwak, Il-Won Seo, Chi-Won Kim, Hyun-Goo Kim, Jae-Hyun Park
-
Publication number: 20060098714Abstract: A spread spectrum clock generator (SSCG) and method of generating a spread spectrum clock (SSC) signal, in which the SSCG may include a controller outputting a given modulation voltage signal based on a difference between an average frequency of a first feedback signal and a comparison frequency signal input thereto, or based on comparison in total phase variations between a second feedback signal and the comparison frequency signal, and a sub-system for generating a first control voltage as a function of an input reference frequency signal and a second feedback signal input thereto. An adder may add the first control voltage signal and the modulation voltage signal to generate a second control voltage signal, and a voltage control oscillator (VCO) may generate the SSC signal based on the second control voltage signal.Type: ApplicationFiled: August 17, 2005Publication date: May 11, 2006Inventors: Jong-shin Shin, Duck-hyun Chang, Ji-young Kim, Myoung-bo Kwak, Il-won Seo, Jae-Hyun Park, Hyun-goo Kim, Chi-won Kim
-
Publication number: 20040165679Abstract: Provided are a data recovery apparatus and method for recovering (parallel) data from serial data received via a high-speed serial link with a reduced data recovery error rate. The data recovery apparatus includes a clock signal generating circuit and a data recovery circuit. The clock signal generating circuit generates at least two clock signal groups including first and second clock signal groups with different phases for alternate use in the data recovery circuit. The data recovery circuit recovers the data from the serial data by oversampling the serial data using one of the at least two clock signal groups selected based on the number of rising edges of sampling clock signals of the selected clock signal group being within an eye open region of the serial data.Type: ApplicationFiled: February 19, 2004Publication date: August 26, 2004Applicant: SAMSUNG ELECTRONICS CO., LTDInventor: Myoung-Bo Kwak
-
Patent number: 6437725Abstract: A circuit for serializing parallel data of n bits, comprising a first register for storing m bits of the parallel data, M being less than N, the first register being clocked by a first clock, at least one second register other than the first register for storing at least N-M bits of the parallel data, the at least one second register being clocked by at least one second clock which is different in phase from the first clock, at least one third register for storing at least the nth and (n−1)th bits of parallel data output from the at least one second register, the third register being clocked by at least one third clock which is different in phase from the first and the second clocks, and logic gates for receiving as inputs the n bits of parallel data output from the first register and output from one or both of the at least one second register and the third register to form N serial data.Type: GrantFiled: November 27, 2001Date of Patent: August 20, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-bo Kwak, Jae-young Moon