Patents by Inventor Myoung-Su Lee
Myoung-Su Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11925098Abstract: A display device includes a first transistor including a first active layer, a first gate electrode overlapping the first active layer, a gate insulating layer between the first active layer and the first gate electrode, a first source electrode, and a first drain electrode; a second transistor including a second active layer, a second gate electrode overlapping the second active layer, a second source electrode and a second drain electrode; a capacitor including a first capacitor electrode connected to the second transistor; a lower electrode disposed under the first active layer; a connecting member connecting the first active layer to the lower electrode; and a first metal pattern contacting the connecting member and disposed on a same layer with the first gate electrode.Type: GrantFiled: November 8, 2022Date of Patent: March 5, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Myoung Geun Cha, Sang Gun Choi, Joon Woo Bae, Ji Yeong Shin, Yong Su Lee
-
Patent number: 8462246Abstract: For analog to digital conversion with correlated double sampling in an image sensor, a pixel signal from a given pixel is sampled to generate a respective sampled signal N-times, with N>1 within a horizontal scan time period. A ramp signal is generated with a respective ramping portion for each respective sampled signal. Each respective sampled signal is compared with a respective ramping portion to generate a respective comparison signal that determines a respective digital code. The N respective digital codes are summed to generate a final digital code with reduced random noise.Type: GrantFiled: September 7, 2007Date of Patent: June 11, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Su Lee, June-Soo Han
-
Patent number: 8072512Abstract: A CMOS image sensor may include an active pixel sensor array and a noise canceller array corresponding to the active pixel sensor array. A method of operating such an CMOS image sensor may involve generating a varying reference signal that mirrors noise external to the active pixel sensor array, outputting the varying reference signal to the noise canceller array, and using the varying reference signal in the noise canceller array to cancel noise both internal to and external to the active pixel sensor array.Type: GrantFiled: July 2, 2010Date of Patent: December 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Su Lee, June-Soo Han
-
Patent number: 7978237Abstract: An apparatus for canceling a fixed pattern noise in a CMOS image sensor includes a storage device, a fixed pattern noise operation circuit, and a fixed pattern noise canceling circuit. The storage device stores first reference fixed pattern noises operated in a vertical blank section of an (n?1)th frame. The fixed pattern noise operation circuit calculates second reference fixed pattern noises based on the first reference fixed pattern noises stored in the storage device and blank fixed pattern noises output in a vertical blank section of an n-th frame and outputs the second reference fixed pattern noises to the storage device to update the first reference fixed pattern noises to the second reference fixed pattern noises.Type: GrantFiled: March 7, 2008Date of Patent: July 12, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Su Lee, Su-Hun Lim, Jin-Kyeong Heo, Tae-Chan Kim, Seog-Heon Ham, Yong-In Han
-
Patent number: 7864229Abstract: An image pick-up device includes a first correlated double sampling circuit configured to generate a first sampling signal by performing correlated double sampling on an active pixel signal output from an active pixel and generating a first comparison signal by comparing the first sampling signal with a reference signal, and a second correlated double sampling circuit to generate a second sampling signal by performing correlated double sampling on an OB pixel signal output from an optical black pixel and generating a second comparison signal by comparing the second sampling signal with the reference signal.Type: GrantFiled: September 5, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung Su Lee, June Soo Han, Kyung-Min Kim, Kyung Min Shin
-
Publication number: 20100271247Abstract: A CMOS image sensor may include an active pixel sensor array and a noise canceller array corresponding to the active pixel sensor array. A method of operating such an CMOS image sensor may involve generating a varying reference signal that mirrors noise external to the active pixel sensor array, outputting the varying reference signal to the noise canceller array, and using the varying reference signal in the noise canceller array to cancel noise both internal to and external to the active pixel sensor array.Type: ApplicationFiled: July 2, 2010Publication date: October 28, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myoung-Su Lee, June-Soo Han
-
Publication number: 20090160984Abstract: An image pick-up device includes a first correlated double sampling circuit configured to generate a first sampling signal by performing correlated double sampling on an active pixel signal output from an active pixel and generating a first comparison signal by comparing the first sampling signal with a reference signal, and a second correlated double sampling circuit to generate a second sampling signal by performing correlated double sampling on an OB pixel signal output from an optical black pixel and generating a second comparison signal by comparing the second sampling signal with the reference signal.Type: ApplicationFiled: September 5, 2008Publication date: June 25, 2009Inventors: Myoung Su Lee, June Soo Han, Kyung Min Kim, Kyung Min Shin
-
Publication number: 20090046177Abstract: An apparatus for canceling a fixed pattern noise in a CMOS image sensor includes a storage device, a fixed pattern noise operation circuit, and a fixed pattern noise canceling circuit. The storage device stores first reference fixed pattern noises operated in a vertical blank section of an (n?1)th frame. The fixed pattern noise operation circuit calculates second reference fixed pattern noises based on the first reference fixed pattern noises stored in the storage device and blank fixed pattern noises output in a vertical blank section of an n-th frame and outputs the second reference fixed pattern noises to the storage device to update the first reference fixed pattern noises to the second reference fixed pattern noises.Type: ApplicationFiled: March 7, 2008Publication date: February 19, 2009Inventors: Myoung-Su Lee, Su-Hun Lim, Jin-Kyeong Heo, Tae-Chan Kim, Seog-Heon Ham, Yong-In Han
-
Patent number: 7408138Abstract: An analog-to-digital converter includes an amplifying unit and a noise compensation unit. The amplifying unit amplifies a difference between a trip point voltage and a modified signal voltage. The trip point voltage has a first power noise component, and the noise compensation unit incorporates a second power noise component into an original signal voltage to generate the modified signal voltage. Thus, the power noise components are cancelled in the difference.Type: GrantFiled: July 18, 2006Date of Patent: August 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Myoung-Su Lee
-
Publication number: 20080094494Abstract: For analog to digital conversion with correlated double sampling in an image sensor, a pixel signal from a given pixel is sampled to generate a respective sampled signal N-times, with N>1 within a horizontal scan time period. A ramp signal is generated with a respective ramping portion for each respective sampled signal. Each respective sampled signal is compared with a respective ramping portion to generate a respective comparison signal that determines a respective digital code. The N respective digital codes are summed to generate a final digital code with reduced random noise.Type: ApplicationFiled: September 7, 2007Publication date: April 24, 2008Inventors: Myoung-Su Lee, June-Soo Han
-
Patent number: 7304599Abstract: An analog-to-digital converter includes a comparator, a latch, and a bias control unit. The comparator is turned on by an applied bias voltage for comparing an analog voltage with a ramp voltage. The latch activates an end signal when the ramp voltage becomes greater than the analog voltage as indicated by the comparator. The bias control unit uncouples the bias voltage from the comparator when the end signal is activated for reducing power consumption.Type: GrantFiled: July 18, 2006Date of Patent: December 4, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Myoung-Su Lee
-
Publication number: 20070132868Abstract: A CMOS image sensor may include an active pixel sensor array and a noise canceller array corresponding to the active pixel sensor array. A method of operating such an CMOS image sensor may involve generating a varying reference signal that mirrors noise external to the active pixel sensor array, outputting the varying reference signal to the noise canceller array, and using the varying reference signal in the noise canceller array to cancel noise both internal to and external to the active pixel sensor array.Type: ApplicationFiled: September 21, 2006Publication date: June 14, 2007Inventors: Myoung-Su Lee, June-Soo Han
-
Publication number: 20070030190Abstract: An analog-to-digital converter includes a comparator, a latch, and a bias control unit. The comparator is turned on by an applied bias voltage for comparing an analog voltage with a ramp voltage. The latch activates an end signal when the ramp voltage becomes greater than the analog voltage as indicated by the comparator. The bias control unit uncouples the bias voltage from the comparator when the end signal is activated for reducing power consumption.Type: ApplicationFiled: July 18, 2006Publication date: February 8, 2007Inventor: Myoung-Su Lee
-
Publication number: 20070029467Abstract: An analog-to-digital converter includes an amplifying unit and a noise compensation unit. The amplifying unit amplifies a difference between a trip point voltage and a modified signal voltage. The trip point voltage has a first power noise component, and the noise compensation unit incorporates a second power noise component into an original signal voltage to generate the modified signal voltage. Thus, the power noise components are cancelled in the difference.Type: ApplicationFiled: July 18, 2006Publication date: February 8, 2007Inventor: Myoung-Su Lee
-
Patent number: 6703902Abstract: A phase locked loop (PLL) for reducing electromagnetic interference (EMI) is provided. The PLL is not sensitive to a manufacturing process, consumes less power, occupies a small layout space, and can flexibly control a modulation frequency and a modulation rate flexibly. The PLL for reducing the EMI controls the signals having a phase difference, which is n-times (where n is an integer) the basic delay time of the output signals from a voltage controlled oscillator (VCO), and determines the modulation rate. Then, the PLL repeats the procedure during the cycle of a pre-defined modulation frequency. The PLL for reducing the EMI not only reduces the EMI, but also does not require a ROM. Therefore, the layout space can be reduced and broad frequency ranges can be obtained. In addition, since the phase difference of the output signals of the VCO is controlled by logic circuits, the PLL is insensitive to changes in the manufacturing process.Type: GrantFiled: September 24, 2002Date of Patent: March 9, 2004Assignee: Samsung Electronics Co. Ltd.Inventors: Phil-Jae Jeon, Myoung-su Lee
-
Publication number: 20030058053Abstract: A phase locked loop (PLL) for reducing electromagnetic interference (EMI) is provided. The PLL is not sensitive to a manufacturing process, consumes less power, occupies a small layout space, and can flexibly control a modulation frequency and a modulation rate flexibly. The PLL for reducing the EMI controls the signals having a phase difference, which is n-times (where n is an integer) the basic delay time of the output signals from a voltage controlled oscillator (VCO), and determines the modulation rate. Then, the PLL repeats the procedure during the cycle of a pre-defined modulation frequency. The PLL for reducing the EMI not only reduces the EMI, but also does not require a ROM. Therefore, the layout space can be reduced and broad frequency ranges can be obtained. In addition, since the phase difference of the output signals of the VCO is controlled by logic circuits, the PLL is insensitive to changes in the manufacturing process.Type: ApplicationFiled: September 24, 2002Publication date: March 27, 2003Applicant: Samsung Electronics Co., Ltd.Inventors: Phil-Jae Jeon, Myoung-Su Lee