Patents by Inventor Myung-Ok Kim
Myung-Ok Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7927965Abstract: A method for fabricating a partial silicon-on-insulator (SOI) substrate is disclosed. The method for fabricating a partial silicon-on-insulator (SOI) substrate includes forming an insulation pattern over a first silicon layer, forming a second silicon layer over the substrate structure including the insulation pattern, etching the second silicon layer to form trenches, and forming device isolation regions filling the trenches.Type: GrantFiled: June 26, 2009Date of Patent: April 19, 2011Assignee: Hynix Semiconductor Inc.Inventor: Myung-Ok Kim
-
Patent number: 7892912Abstract: A method for forming a vertical channel transistor of a semiconductor device includes forming a plurality of pillar patterns over a substrate, forming a gate insulation layer encapsulating the resultant pillar pattern structure, forming a surrounding gate electrode conduction layer surrounding the sidewalls of the pillar pattern including the gate insulation layer, filling a sacrificial layer to a predetermined height of a surrounding gate electrode in a gap region between neighboring pillar patterns having the surrounding gate electrode conduction layer, and forming the surrounding gate electrode by removing a portion of the surrounding gate electrode conduction layer exposed by the sacrificial layer.Type: GrantFiled: December 23, 2008Date of Patent: February 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Myung-Ok Kim
-
Publication number: 20100248467Abstract: Disclosed is a method for fabricating a nonvolatile memory device having a stacked gate structure in which a floating gate, a charge blocking layer, and a control gate are sequentially stacked. The method includes forming a first conductive layer for floating gate over a substrate; forming a charge blocking layer and a second conductive layer for control gate over a resulting structure including the first conductive layer; forming an etch mask pattern over the second conductive layer; performing a primary etch process on the second conductive layer until the charge blocking layer is exposed; forming a passivation layer on a sidewall of the second conductive layer exposed by the primary etch process; and performing a secondary etch process on the charge blocking layer and the first conductive layer.Type: ApplicationFiled: June 29, 2009Publication date: September 30, 2010Inventors: Tae-Hyoung Kim, Myung-Ok Kim
-
Patent number: 7749912Abstract: A method for fabricating a bulb-shaped recess pattern includes: forming an etch barrier layer over a substrate; forming a hard mask pattern in which a first polymer is attached to sidewalls of the hard mask pattern over the etch barrier layer; sequentially etching the etch barrier layer and the substrate to form a recess pattern in which a second polymer is attached to sidewalls of the recess pattern; removing the first and second polymers and the hard mask pattern; forming a plurality of spacers exposing a bottom portion of the recess pattern; and etching the exposed bottom portion of the recess pattern to form a ball pattern.Type: GrantFiled: May 15, 2007Date of Patent: July 6, 2010Assignee: Hynix Semiconductor Inc.Inventors: Myung-Ok Kim, Tae-Hyoung Kim
-
Publication number: 20100120218Abstract: A method for fabricating a partial silicon-on-insulator (SOI) substrate is disclosed. The method for fabricating a partial silicon-on-insulator (SOI) substrate includes forming an insulation pattern over a first silicon layer, forming a second silicon layer over the substrate structure including the insulation pattern, etching the second silicon layer to form trenches, and forming device isolation regions filling the trenches.Type: ApplicationFiled: June 26, 2009Publication date: May 13, 2010Inventor: Myung-Ok Kim
-
Patent number: 7714435Abstract: A method for fabricating a three dimensional type capacitor is provided. The method includes forming a first insulation layer including first contact layers over a substrate, forming a second insulation layer over the first insulation layer, forming second contact layers by using a material having an etch selectivity different from the first contact layers such that the second contact layers are connected with the first contact layers within the second insulation layer, forming an etch stop layer over the second insulation layer and the second contact layers, forming a third insulation layer over the etch stop layer, etching the third insulation layer and the etch stop layer to form first contact holes exposing the second contact layers, etching the exposed second contact layers to form second contact holes exposing the first contact holes, and forming bottom electrodes over the inner surface of the second contact holes.Type: GrantFiled: January 14, 2009Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sung-Kwon Lee, Myung-Ok Kim
-
Publication number: 20100055917Abstract: A method for forming an active pillar of a vertical channel transistor includes forming a hard mask pattern on a substrate, etching vertically the substrate using the hard mask pattern as an etch barrier to form an active pillar, and etching horizontally to remove by-product remaining on the exposed substrate, the hard mask pattern and the active pillar and at the same time to reduce line width of the hard mask pattern and the active pillar, wherein a unit cycle in which the vertical etching and the horizontal etching are each performed subsequently once, respectively, is performed repeatedly at least two times or more. According to the present invention, an active pillar having vertical profiles on its sidewalls and having height and line width (or diameter) required in a highly integrated vertical channel transistor can be provided.Type: ApplicationFiled: June 26, 2009Publication date: March 4, 2010Inventor: Myung-Ok Kim
-
Publication number: 20090317954Abstract: A method for forming a vertical channel transistor of a semiconductor device includes forming a plurality of pillar patterns over a substrate, forming a gate insulation layer encapsulating the resultant pillar pattern structure, forming a surrounding gate electrode conduction layer surrounding the sidewalls of the pillar pattern including the gate insulation layer, filling a sacrificial layer to a predetermined height of a surrounding gate electrode in a gap region between neighboring pillar patterns having the surrounding gate electrode conduction layer, and forming the surrounding gate electrode by removing a portion of the surrounding gate electrode conduction layer exposed by the sacrificial layer.Type: ApplicationFiled: December 23, 2008Publication date: December 24, 2009Applicant: Hynix Semiconductor Inc.Inventor: Myung-Ok Kim
-
Publication number: 20090250732Abstract: In a method of fabricating a semiconductor device on a substrate having thereon a conductive layer, the conductive layer is patterned to form a plurality of opened regions. A gate insulation layer is formed on a sidewall of each of the opened regions. A pillar pattern is formed in each opened region. On each pillar pattern, a gate electrode, which encloses the pillar pattern, is formed by removing the conductive layer between the pillar patterns.Type: ApplicationFiled: December 23, 2008Publication date: October 8, 2009Applicant: Hynix Semiconductor Inc.Inventor: Myung-Ok Kim
-
Publication number: 20090250748Abstract: A semiconductor device and method of fabricating the same includes preparing a substrate, forming a plurality of conductive layer patterns on the substrate, forming a gate insulation layer on sidewalls of the conductive layer patterns, forming a pillar neck pattern between the conductive layer patterns, forming a pillar head over the pillar neck pattern and the conductive layer patterns, and forming a gate electrode surrounding the pillar neck pattern and forming a pillar head pattern by selectively etching the conductive layer patterns and the pillar head formed over the pillar neck pattern.Type: ApplicationFiled: December 23, 2008Publication date: October 8, 2009Applicant: Hynix Semiconductor Inc.Inventor: Myung-Ok Kim
-
Publication number: 20090242971Abstract: In a method of fabricating a semiconductor device on a substrate which includes a plurality of pillar patterns, an impurity region between adjacent pillar patterns, a gate electrode on each pillar pattern, a first capping layer covering the gate electrode, and a separation layer covering the first capping layer between the gate electrodes of adjacent pillar patterns, the first capping layer is removed except for a portion contacting the separation layer, a sacrificial layer is formed to cover the gate electrode, a second capping layer is formed on sidewalls of each pillar pattern, the sacrificial layer is removed and a word line connecting the gate electrodes of the adjacent pillar patterns is formed. In the manufactured device, the first capping layer isolates the impurity region from the word line and the second capping region prevents the sidewalls of the respective pillar pattern from being exposed.Type: ApplicationFiled: December 12, 2008Publication date: October 1, 2009Applicant: Hynix Semiconductor Inc.Inventors: Sang-Hoon CHO, Yun-Seok CHO, Myung-Ok KIM, Sang-Hoon PARK, Young-Kyun JUNG
-
Publication number: 20090121317Abstract: A method for fabricating a three dimensional type capacitor is provided. The method includes forming a first insulation layer including first contact layers over a substrate, forming a second insulation layer over the first insulation layer, forming second contact layers by using a material having an etch selectivity different from the first contact layers such that the second contact layers are connected with the first contact layers within the second insulation layer, forming an etch stop layer over the second insulation layer and the second contact layers, forming a third insulation layer over the etch stop layer, etching the third insulation layer and the etch stop layer to form first contact holes exposing the second contact layers, etching the exposed second contact layers to form second contact holes exposing the first contact holes, and forming bottom electrodes over the inner surface of the second contact holes.Type: ApplicationFiled: January 14, 2009Publication date: May 14, 2009Inventors: Sung-Kwon Lee, Myung-Ok Kim
-
Publication number: 20090045465Abstract: A semiconductor device can prevent exposure of an inner wall of a recess pattern caused by misalignment between masks. A gate electrode is formed inside the recess pattern so that only a gate hard mask layer is exposed above a substrate surface. Since the gate electrode is not exposed above the substrate, it is possible to prevent SAC failure and decrease an aspect ratio of a gate pattern to increase an open margin of a contact hole. Thus, a semiconductor device having a recess channel gate structure which exhibits a superior refresh property is fabricated.Type: ApplicationFiled: June 30, 2008Publication date: February 19, 2009Applicant: Hynix Semiconductor Inc.Inventor: Myung-Ok KIM
-
Patent number: 7491606Abstract: A method for fabricating a three dimensional type capacitor is provided. The method includes forming a first insulation layer including first contact layers over a substrate, forming a second insulation layer over the first insulation layer, forming second contact layers by using a material having an etch selectivity different from the first contact layers such that the second contact layers are connected with the first contact layers within the second insulation layer, forming an etch stop layer over the second insulation layer and the second contact layers, forming a third insulation layer over the etch stop layer, etching the third insulation layer and the etch stop layer to form first contact holes exposing the second contact layers, etching the exposed second contact layers to form second contact holes exposing the first contact holes, and forming bottom electrodes over the inner surface of the second contact holes.Type: GrantFiled: February 22, 2006Date of Patent: February 17, 2009Assignee: Hynix Semiconductor Inc.Inventors: Sung-Kwon Lee, Myung-Ok Kim
-
Publication number: 20080176402Abstract: A method for fabricating a semiconductor device includes providing a substrate, forming a sacrificial oxide layer over the substrate, the sacrificial layer having a higher etch rate than the substrate, forming a hard mask pattern over the sacrificial oxide layer, wet-etching the sacrificial oxide layer using the hard mask pattern as an etch barrier, and forming a recess by etching an exposed substrate using the hard mask pattern as an etch barrier.Type: ApplicationFiled: January 2, 2008Publication date: July 24, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Myung-Ok KIM, Tae-Woo JUNG
-
Publication number: 20080160766Abstract: A method for fabricating a bulb-shaped recess pattern includes: forming an etch barrier layer over a substrate; forming a hard mask pattern in which a first polymer is attached to sidewalls of the hard mask pattern over the etch barrier layer; sequentially etching the etch barrier layer and the substrate to form a recess pattern in which a second polymer is attached to sidewalls of the recess pattern; removing the first and second polymers and the hard mask pattern; forming a plurality of spacers exposing a bottom portion of the recess pattern; and etching the exposed bottom portion of the recess pattern to form a ball pattern.Type: ApplicationFiled: May 15, 2007Publication date: July 3, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Myung-Ok KIM, Tae-Hyoung KIM
-
Publication number: 20080160774Abstract: A method for fabricating a semiconductor device includes providing a substrate having a first and a second region, forming an etch target layer over the substrate, forming a hard mask layer over the etch target layer to have different thicknesses over the first and the second regions, forming a hard mask pattern by etching the hard mask layer, and etching the etch target layer using the hard mask pattern as an etch mask to form a target pattern having different densities over the first and the second regions.Type: ApplicationFiled: December 26, 2007Publication date: July 3, 2008Inventors: Myung-Ok Kim, Tae-Woo Jung
-
Publication number: 20080132074Abstract: A method for fabricating a semiconductor device includes forming a first recess in a substrate, forming a plasma oxide layer over the substrate including first recess, etching the plasma oxide layer to have a portion of the plasma oxide layer remain on sidewalls of the first recess, and forming a second recess by isotropically etching a bottom portion of the first recess, wherein the second recess has a width greater than a width of the first recess.Type: ApplicationFiled: October 31, 2007Publication date: June 5, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Myung-Ok KIM
-
Patent number: 7314792Abstract: A method for fabricating a transistor of a semiconductor device is provided. The method includes: forming device isolation layers in a substrate including a bottom structure, thereby defining an active region; etching the active region to a predetermined depth to form a plurality of recess structures each of which has a flat bottom portion with a critical dimension (CD) larger than that of a top portion; and sequentially forming a gate oxide layer and a metal layer on the recess structures; and patterning the gate oxide layer and the metal layer to form a plurality of gate structures.Type: GrantFiled: December 30, 2005Date of Patent: January 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Myung-Ok Kim, Tae-Woo Jung, Sung-Kwon Lee, Sea-Ug Jang
-
Publication number: 20070111467Abstract: Provided are a method for forming a trench using a hard mask with high selectivity and an isolation method for a semiconductor device using the same. The method includes: forming a first hard mask over a substrate, the first hard mask including an oxide layer and a nitride layer; forming a second hard mask with high selectivity over the first hard mask; forming an etch barrier layer and an anti-reflective coating layer over the second hard mask; forming a photosensitive pattern over the anti-reflective coating layer; etching the anti-reflective coating layer, the etch barrier layer and the second hard mask using the photosensitive pattern as an etch barrier; etching the first hard mask and the substrate using the second hard mask as an etch barrier to form a trench; and removing the second hard mask.Type: ApplicationFiled: April 11, 2006Publication date: May 17, 2007Inventor: Myung-Ok Kim