Abstract: An image sensor includes a pixel array including a plurality of pixels; and processing circuitry, wherein each of the plurality of pixels includes: a photodiode; a floating diffusion node configured to integrate photocharge generated by the photodiode; a first capacitor configured to store charge corresponding to a voltage of the floating diffusion node which is reset; a first sampling transistor one terminal of which is connected to the second node, and another terminal of which is connected to the first capacitor, being configured to sample charge to the first capacitor; a second capacitor configured to store charge corresponding to the voltage of the floating diffusion node at which the photocharge has been integrated; and a second sampling transistor, one terminal of which is connected to the second node, and another terminal of which is connected to the second capacitor, being configured to sample charge to the second capacitor.

Abstract: An image sensor includes a first pixel outputting a first pixel signal, a second pixel outputting a second pixel signal, a ramp signal generator, and a comparator. The first pixel includes first transfer transistor, a first floating diffusion node, and a first gain control transistor. The second pixel includes a second transfer transistor and a second floating diffusion node. The comparator compares the first and second pixel signals. The first pixel operates in an HCG mode to output the first pixel signal as a first HCG pixel signal in a first period and operates in an LCG mode to output the second pixel signal as a first LCG pixel signal in a second period. A reset level of the second floating diffusion node of the second pixel is provided to the comparator through the column line in an interim reset period between the first period and the second period.

Abstract: An image sensor device including: a first digital pixel including a first photodetector and first memory cells to store a first digital signal corresponding to a first output from the first photodetector; and a second digital pixel including a second photodetector and second memory cells to store a second digital signal corresponding to a second output from the second photodetector, the second digital pixel is adjacent to one side of the first digital pixel, the first memory cells and the second memory cells are connected with a plurality of bit lines, the first memory cells are connected with a first word line and a third word line, the second memory cells are connected with a second word line and a fourth word line, the second word line is between the first and third word lines, and the third word line is between the second and fourth word lines.

Abstract: An image sensor device including: a first digital pixel including a first photodetector and first memory cells to store a first digital signal corresponding to a first output from the first photodetector; and a second digital pixel including a second photodetector and second memory cells to store a second digital signal corresponding to a second output from the second photodetector, the second digital pixel is adjacent to one side of the first digital pixel, the first memory cells and the second memory cells are connected with a plurality of bit lines, the first memory cells are connected with a first word line and a third word line, the second memory cells are connected with a second word line and a fourth word line, the second word line is between the first and third word lines, and the third word line is between the second and fourth word lines.

Abstract: An image sensing device including a pixel array including a plurality of pixels and an analog-to-digital converter (ADC) configured to convert an analog signal into a digital signal is provided. The ADC includes a first circuit configured to receive the analog signal from a selected pixel among the plurality of pixels and generate a first output signal and a second circuit including a select transistor configured to apply a voltage to a floating node electrically connected to the select transistor based on the first output signal. The second circuit further includes a capacitor connected in parallel between a gate and a drain of the select transistor and an output circuit connected to the floating node and configured to output the digital signal based on the applied voltage to the floating node.

Abstract: An image sensor includes a pixel array in which a plurality of pixels are arranged. Each of the plurality of pixels includes an organic photodiode of which a sensitivity is adjusted based on an external voltage, a silicon photodiode, first and second floating diffusion nodes, a conversion gain transistor, and a driving transistor. Charges generated by the silicon photodiode are accumulated in the first floating diffusion node. Charges generated by the organic photodiode are accumulated in the second floating diffusion node. One end of the conversion gain transistor is connected to the first floating diffusion node and the other end connected is connected to the second floating diffusion node. The driving transistor is configured to generate a pixel signal corresponding to a voltage of the first floating diffusion node.

Abstract: Provided is a pixel array including a plurality of pixels, each of which includes a photodiode configured to generate a photocharge in a frame including a plurality of unit frames, a floating diffusion node configured to receive the photocharge, a first storage capacitor configured to receive and store a first photocharge generated by the photodiode through the floating diffusion node during a first unit accumulation time period in each of the plurality of unit frames, and a second storage capacitor configured to receive and store a second photocharge generated by the photodiode through the floating diffusion node during a second unit accumulation time period in each of the plurality of unit frames.

Abstract: An image sensor includes a pixel having an internal capacitor. Each of a plurality of pixels of the image sensor includes a photodetection circuit and an analog-to-digital converter (ADC). The photodetection circuit generates a detection signal. The ADC converts the detection signal using a ramp signal. The photodetection circuit includes a photodiode, a floating diffusion node and an overflow transistor. The floating diffusion node accumulates photocharges generated by the photodiode and includes a parasitic capacitor. The overflow transistor electrically connects the floating diffusion node to a first internal capacitor of the ADC.

Abstract: A pixel array and an image sensor are provided. The image sensor includes a substrate, a pixel array of pixels, each pixel including a pixel circuit and a pixel conversion device. The pixel circuit is formed in a pixel area corresponding to the pixel in the substrate. The pixel conversion device is arranged on the substrate to vertically overlap the pixel circuit. The pixel circuit includes a floating diffusion node, a reset switching device, and an amplifier including a load device and a plurality of switching devices, the load device being arranged in the pixel area.

Abstract: An image sensor device includes a pixel array, including digital pixels, and a pixel driver including a high-speed scanner that generates reset enable signals and signal enable signals. Each of the digital pixels includes a photo detector, a comparator, and a memory circuit. The high-speed scanner includes a first flip-flop and a second flip-flop. The first flip-flop receives a clock signal and a read trigger signal and outputs a first reset enable signal of the reset enable signals. The second flip-flop receives the clock signal and the first reset enable signal and outputs a first signal enable signal of the signal enable signals. The pixel array outputs a reset sampling value stored in the memory circuit in response to the first reset enable signal and outputs a signal sampling value stored in the memory circuit in response to the first signal enable signal.

Abstract: The complementary metal oxide (CMOS) image sensor CIS includes a plurality of pixels arranged in a two-dimensional (2D) array and each including a photodiode, a plurality of analog-to-digital converters (ADCs) configured to perform auto exposure in units of the pixels, and a readout circuit configured to read pixel signals of the pixels, in rows. The plurality of pixels and the plurality of ADCs are the same in number and are connected in a one-to-one correspondence to each other. Each of the plurality of ADCs performs AE on a corresponding one of the pixels.

Abstract: An image sensor includes a pixel array including a plurality of pixels; and processing circuitry, wherein each of the plurality of pixels includes: a photodiode; a floating diffusion node configured to integrate photocharge generated by the photodiode; a first capacitor configured to store charge corresponding to a voltage of the floating diffusion node which is reset; a first sampling transistor one terminal of which is connected to the second node, and another terminal of which is connected to the first capacitor, being configured to sample charge to the first capacitor; a second capacitor configured to store charge corresponding to the voltage of the floating diffusion node at which the photocharge has been integrated; and a second sampling transistor, one terminal of which is connected to the second node, and another terminal of which is connected to the second capacitor, being configured to sample charge to the second capacitor.

Abstract: Provided are a pixel array and an image sensor. The pixel array includes a plurality of pixels, which are arranged in a matrix form and which convert an optical signal into an electrical signal. The pixel array includes a first pixel arranged in a first row of the pixel array and a second pixel arranged in a second row of the pixel array, wherein each of the first pixel and the second pixel includes a first memory storing a digital reset value according to internal noise, the first memory of the first pixel stores m-bit data (where m is a natural number equal to or greater than 2), and the first memory of the second pixel stores n-bit data (where n is a natural number less than m).

Abstract: A pixel array and an image sensor are provided. The image sensor includes a substrate, a pixel array of pixels, each pixel including a pixel circuit and a pixel conversion device. The pixel circuit is formed in a pixel area corresponding to the pixel in the substrate. The pixel conversion device is arranged on the substrate to vertically overlap the pixel circuit. The pixel circuit includes a floating diffusion node, a reset switching device, and an amplifier including a load device and a plurality of switching devices, the load device being arranged in the pixel area.

Abstract: A pixel array includes a plurality of pixels. Each of the pixels includes a photoelectric element formed on a substrate and that generates charge from light, and a pixel circuit formed between the photoelectric element and the substrate and that outputs a digital signal value based on an amount of the generated charge. The pixel circuit includes a floating diffusion formed in the substrate and that stores the charge therein, a vertical pixel electrode that connects the floating diffusion to the photoelectric element and extends in a direction perpendicular to the substrate, an analog-to-digital converter that converts an electric potential of the floating diffusion into the digital signal value, and a memory element that stores the digital signal value.

Abstract: Provided are a pixel array and an image sensor. The pixel array includes a plurality of pixels, which are arranged in a matrix form and which convert an optical signal into an electrical signal. The pixel array includes a first pixel arranged in a first row of the pixel array and a second pixel arranged in a second row of the pixel array, wherein each of the first pixel and the second pixel includes a first memory storing a digital reset value according to internal noise, the first memory of the first pixel stores m-bit data (where m is a natural number equal to or greater than 2), and the first memory of the second pixel stores n-bit data (where n is a natural number less than m).

Abstract: An image sensor device including: a first digital pixel including a first photodetector and first memory cells to store a first digital signal corresponding to a first output from the first photodetector; and a second digital pixel including a second photodetector and second memory cells to store a second digital signal corresponding to a second output from the second photodetector, the second digital pixel is adjacent to one side of the first digital pixel, the first memory cells and the second memory cells are connected with a plurality of bit lines, the first memory cells are connected with a first word line and a third word line, the second memory cells are connected with a second word line and a fourth word line, the second word line is between the first and third word lines, and the third word line is between the second and fourth word lines.

Abstract: A pixel array includes a plurality of pixels. Each of the pixels includes a photoelectric element formed on a substrate and that generates charge from light, and a pixel circuit formed between the photoelectric element and the substrate and that outputs a digital signal value based on an amount of the generated charge. The pixel circuit includes a floating diffusion formed in the substrate and that stores the charge therein, a vertical pixel electrode that connects the floating diffusion to the photoelectric element and extends in a direction perpendicular to the substrate, an analog-to-digital converter that converts an electric potential of the floating diffusion into the digital signal value, and a memory element that stores the digital signal value.

Abstract: The complementary metal oxide (CMOS) image sensor CIS includes a plurality of pixels arranged in a two-dimensional (2D) array and each including a photodiode, a plurality of analog-to-digital converters (ADCs) configured to perform auto exposure in units of the pixels, and a readout circuit configured to read pixel signals of the pixels, in rows. The plurality of pixels and the plurality of ADCs are the same in number and are connected in a one-to-one correspondence to each other. Each of the plurality of ADCs performs AE on a corresponding one of the pixels.