Patents by Inventor Nadav Grosz
Nadav Grosz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240118968Abstract: Apparatus and methods are disclosed, including using a memory controller to monitor at least one parameter related to power level of a host processor of a host device, and dynamically adjusting at least one of a clock frequency and a voltage level of an error-correcting code (ECC) subsystem of the memory controller based on the at least one parameter to control power usage of the host device.Type: ApplicationFiled: July 12, 2023Publication date: April 11, 2024Inventors: Jonathan Scott Parry, Nadav Grosz, David Aaron Palmer, Christian M. Gyllenskog
-
Patent number: 11934252Abstract: Methods, systems, and devices for shallow hibernate power state are described. A memory system may include a memory array and a controller. The memory system may transition from a first power state having a first current to a second power state having a second current less than the first current, where the first power state is associated with executing received commands and the second power state is associated with deactivating one or more components of the memory array. The memory system may initiate a timer after transitioning from the first power state to the second power state. The memory system may determine the timer satisfies a threshold and transition from the second power state to a third power state having a third current less than the second current based on the timer satisfying the threshold.Type: GrantFiled: January 19, 2022Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventors: Deping He, Nadav Grosz, Jonathan S. Parry
-
Patent number: 11914513Abstract: Devices and techniques for logical-to-physical (L2P) map (e.g., table) synchronization in a managed memory device are described herein. For example, plaintext portion of an L2P map may be updated in a managed memory device. In response to updating the plaintext portion of the L2P map, the updated portion can be obfuscated to create an obfuscated version of the updated portion of the L2P map. Both the updated portion and the obfuscated version of the updated portion can be saved in storage of the memory device. When a request from a host for the updated portion of the L2P map is received, the memory device can provide the obfuscated version of the portion from the storage.Type: GrantFiled: October 4, 2021Date of Patent: February 27, 2024Inventors: Jonathan Scott Parry, Nadav Grosz
-
Publication number: 20240037044Abstract: Devices and techniques for efficient obfuscated logical-to-physical mapping are described herein. For example, activity corresponding to obfuscated regions of an L2P map for a memory device can be tracked. A record of discontinuity between the obfuscated regions and L2P mappings resulting from the activity can be updated. The obfuscated regions can be ordered based on a level of discontinuity from the record of discontinuity. When an idle period is identified, an obfuscated region from the obfuscated regions is selected and refreshed based on the ordering.Type: ApplicationFiled: October 3, 2023Publication date: February 1, 2024Inventors: Nadav Grosz, Jonathan Scott Parry
-
Publication number: 20240020033Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: ApplicationFiled: September 11, 2023Publication date: January 18, 2024Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Publication number: 20230418607Abstract: Devices and techniques are disclosed herein for more efficiently exchanging large amounts of data between a host and a storage system. In an example, a read command can optionally include a read-type indicator. The read-type indicator can allow for exchange of a large amount of data between the host and the storage system using a single read command.Type: ApplicationFiled: May 8, 2023Publication date: December 28, 2023Inventors: Qing Liang, Nadav Grosz
-
Patent number: 11847468Abstract: Methods, systems, and devices for data defragmentation for a system boot procedure are described. The memory system may determine a write random index associated with a boot procedure. The write random index may indicate a relationship between a first quantity of sequential logical addresses accessed as part of the boot procedure and a second quantity of random logical addresses accessed as part of the boot procedure. The memory system may determine whether the write random index satisfies a threshold based on determining the write random index. In some cases, the memory system may transfer, to a second portion of the memory system, data stored in a first portion of the memory system based on determining that the write random index satisfies the threshold. The memory system may receive a request to perform the boot procedure after transferring the data and output, to the host system, the data transferred.Type: GrantFiled: December 22, 2021Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventors: Francesco Basso, Luca Porzio, Roberto Izzi, Francesco Falanga, Nadav Grosz, Massimo Iaculo
-
Patent number: 11847014Abstract: Apparatus and methods are disclosed, including determining whether firmware has been successfully loaded and whether the firmware version is valid and operable, and if the firmware has not been successfully loaded or the firmware is not valid and operable, tracking a number of unsuccessful attempts to load the firmware or an elapsed time for unsuccessful attempts to load the firmware, and entering a memory device into a reduced-power state if either the number of unsuccessful attempts or the elapsed time has reached a programmable threshold.Type: GrantFiled: June 29, 2022Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventors: Jonathan Scott Parry, Nadav Grosz
-
Publication number: 20230376205Abstract: Methods, systems, and devices for commanded device states for a memory system are described. For example, a memory system may be configured with different device states that are each associated with a respective allocation of resources (e.g., feature sets) for operations of the memory system. Resource allocations corresponding to the different device states may be associated with different combinations of memory management configurations, error control configurations, trim parameters, degrees of parallelism, or endurance configurations, among other parameters of the memory system, which may support different tradeoffs between performance characteristics of the memory system. A host system may be configured to evaluate various parameters of operating the host system, and to transmit commands for a memory system to enter a desired device state of the memory system.Type: ApplicationFiled: May 17, 2022Publication date: November 23, 2023Inventors: Marco Onorato, Luca Porzio, Roberto Izzi, Nadav Grosz
-
Patent number: 11782727Abstract: Methods, systems, and devices for read prediction during a system boot procedure are described. A memory device may identify a command for a boot procedure and transfer data stored in a memory array to a cache of the memory device. In some cases, the memory device may prefetch data used during the boot procedure and thereby improve the latency of the boot procedure. When the memory device receives a command that requests data stored in the memory array as part of the boot procedure, the memory device may identify a cache hit based on prefetching the requested data before the command is received. In such cases, the memory device may retrieve the prefetched data from the cache.Type: GrantFiled: May 29, 2020Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Nadav Grosz, Jonathan S. Parry
-
Publication number: 20230315569Abstract: A storage device includes a memory storage region and a controller having a processor. The processor retrieves user data from the memory storage region using a physical block address corresponding to a logical block address (LBA), in response to a read command. The retrieved user data includes a first hash received through a host interface in a prior host data transmission. The processor further performs error correction on the user data to generate error-corrected user data. The processor further causes a cryptographic engine to produce a second hash of the error-corrected user data. The first hash is compared to the second hash associated with the error-corrected user data to determine a match result. A notification is generated in response to the match result.Type: ApplicationFiled: June 6, 2023Publication date: October 5, 2023Inventors: David Aaron Palmer, Nadav Grosz, Lance W. Dover, Yoav Weinberg
-
Patent number: 11775449Abstract: Devices and techniques for efficient obfuscated logical-to-physical mapping are described herein. For example, activity corresponding to obfuscated regions of an L2P map for a memory device can be tracked. A record of discontinuity between the obfuscated regions and L2P mappings resulting from the activity can be updated. The obfuscated regions can be ordered based on a level of discontinuity from the record of discontinuity. When an idle period is identified, an obfuscated region from the obfuscated regions is selected and refreshed based on the ordering.Type: GrantFiled: January 16, 2023Date of Patent: October 3, 2023Inventors: Nadav Grosz, Jonathan Scott Parry
-
Publication number: 20230305617Abstract: Methods, systems, and devices for dynamic power modes for boot-up procedures are described. A memory system may initiate a boot-up procedure according to a predefined first power mode that is associated with a first power consumption. The memory system may then determine whether to perform the boot-up procedure according to the first power mode or a second power mode associated with a different second power consumption. In cases that the memory system receives an indication of the second power mode from the host system, the memory system may perform the boot-up procedure according to the second power mode. Additionally, in cases that the memory system does not receive an indication of the second power mode from the host system, the memory system may perform the boot-up procedure according to the first power mode.Type: ApplicationFiled: January 12, 2023Publication date: September 28, 2023Inventors: Luca Porzio, Christian M. Gyllenskog, Giuseppe Cariello, Marco Onorato, Roberto IZZI, Stephen Hanna, Jonathan S. Parry, Reshmi Basu, Nadav Grosz, David Aaron Palmer
-
Patent number: 11768629Abstract: Methods, systems, and devices supporting techniques for memory system configuration using a queue refill time are described. A memory system may receive a command from a host system and may add the command to a command queue including a set of commands to be executed by the memory system. The memory system may determine a queue refill time of the command queue using measurements for at least one queue tag of the command queue and may adjust at least one resource of the command queue in response to the determined queue refill time. In some examples, the memory system may reallocate processing or memory resources previously allocated to the command queue, deactivate processing or memory resources previously allocated to the command queue, adjust a threshold queue depth for the command queue, or any combination thereof, among other options, based on the queue refill time.Type: GrantFiled: April 28, 2021Date of Patent: September 26, 2023Assignee: Micron Technology, Inc.Inventors: Luca Porzio, Nadav Grosz, Roberto Izzi, Jonathan S. Parry
-
Patent number: 11755214Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: GrantFiled: March 23, 2022Date of Patent: September 12, 2023Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 11748005Abstract: Methods, systems, and devices for transferring memory system data to an auxiliary array are described. A memory system may be configured for transferring information between a relatively volatile memory array and a relatively non-volatile memory array in response to transitions between various operating modes, such as operating modes associated with different operating power levels. For example, before entering a reduced power mode, the memory system may identify information stored in a volatile memory array and transfer the identified information to an auxiliary, non-volatile memory array. Such information may be returned to the relatively volatile memory array to support memory system operation after exiting the reduced power mode.Type: GrantFiled: August 10, 2020Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Nadav Grosz, Qing Liang
-
Patent number: 11740963Abstract: Apparatus and methods are disclosed, including using a memory controller to monitor at least one parameter related to power level of a host processor of a host device, and dynamically adjusting at least one of a clock frequency and a voltage level of an error-correcting code (ECC) subsystem of the memory controller based on the at least one parameter to control power usage of the host device.Type: GrantFiled: June 28, 2022Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Jonathan Scott Parry, Nadav Grosz, David Aaron Palmer, Christian M. Gyllenskog
-
Patent number: 11720261Abstract: Methods, systems, and devices for transferring memory system data to a host system are described. A system may be configured for transferring information between a memory system and a host system in response to transitions between various operating modes, such as operating modes associated with different operating power levels. For example, before entering a reduced power mode, the memory system may identify information stored in a volatile memory array and transmit the identified information to the host system. Such information transmitted to the host system may be returned to the memory system to support memory system operation after exiting the reduced power mode. In some examples, such information exchanged between the memory system and the host system may be associated with a processing capability of the memory system, and the described operations may be referred to as suspending memory system processing information to a host system.Type: GrantFiled: August 10, 2020Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Nadav Grosz, Jonathan S. Parry, Deping He
-
Patent number: 11720359Abstract: Devices and techniques are disclosed herein for more efficiently exchanging large amounts of data between a host and a storage system. In an example, a read command can optionally include a read-type indicator. The read-type indicator can allow for exchange of a large amount of data between the host and the storage system using a single read command.Type: GrantFiled: December 21, 2021Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Nadav Grosz
-
Patent number: 11704256Abstract: An example memory subsystem includes a memory component and a processing device, operatively coupled to the memory component. The processing device is configured to receive a plurality of logical-to-physical (L2P) records, wherein an L2P record of the plurality of L2P records maps a logical block address to a physical address of a memory block on the memory component; determine a sequential assist value specifying a number of logical block addresses that are mapped to consecutive physical addresses sequentially following the physical address specified by the L2P record; generate a security token encoding the sequential assist value; and associate the security token with the L2P record.Type: GrantFiled: November 8, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Stephen Hanna, Nadav Grosz