Patents by Inventor Nak-woo Sung
Nak-woo Sung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11823028Abstract: An artificial neural network (ANN) quantization method for generating an output ANN by quantizing an input ANN includes: obtaining second parameters by quantizing first parameters of the input ANN; obtaining a sample distribution from an intermediate ANN in which the obtained second parameters have been applied to the input ANN; and obtaining a fractional length for the sample distribution by quantizing the obtained sample distribution.Type: GrantFiled: July 24, 2018Date of Patent: November 21, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-yun Kim, Han-young Yim, Byeoung-su Kim, Nak-woo Sung, Jong-han Lim, Sang-hyuck Ha
-
Patent number: 11694073Abstract: A method and apparatus for generating a fixed point neural network are provided. The method includes selecting at least one layer of a neural network as an object layer, wherein the neural network includes a plurality of layers, each of the plurality of layers corresponding to a respective one of plurality of quantization parameters; forming a candidate parameter set including candidate parameter values with respect to a quantization parameter of the plurality of quantization parameters corresponding to the object layer; determining an update parameter value from among the candidate parameter values based on levels of network performance of the neural network, wherein each of the levels of network performance correspond to a respective one of the candidate parameter values; and updating the quantization parameter with respect to the object layer based on the update parameter value.Type: GrantFiled: November 20, 2018Date of Patent: July 4, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han-young Yim, Do-yun Kim, Byeoung-su Kim, Nak-Woo Sung, Jong-han Lim, Sang-hyuck Ha
-
Patent number: 11656675Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: GrantFiled: May 9, 2022Date of Patent: May 23, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok-Ju Yoon, Nak-Woo Sung, Seung-Chull Suh, Taek-Ki Kim, Jae-Joon Yoo, Eun-Ok Jo
-
Publication number: 20220261060Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: ApplicationFiled: May 9, 2022Publication date: August 18, 2022Inventors: SEOK-JU YOON, NAK-WOO SUNG, SEUNG-CHULL SUH, TAEK-KI KIM, JAE-JOON YOO, EUN-OK JO
-
Patent number: 11373087Abstract: A method of generating a fixed-point type neural network by quantizing a floating-point type neural network, includes obtaining, by a device, a plurality of post-activation values by applying an activation function to a plurality of activation values that are received from a layer included in the floating-point type neural network, and deriving, by the device, a plurality of statistical characteristics for at least some of the plurality of post-activation values. The method further includes determining, by the device, a step size for the quantizing of the floating-point type neural network, based on the plurality of statistical characteristics, and determining, by the device, a final fraction length for the fixed-point type neural network, based on the step size.Type: GrantFiled: July 12, 2018Date of Patent: June 28, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han-young Yim, Do-yun Kim, Byeoung-su Kim, Nak-woo Sung, Jong-han Lim, Sang-hyuck Ha
-
Patent number: 11327555Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: GrantFiled: August 17, 2020Date of Patent: May 10, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok-Ju Yoon, Nak-Woo Sung, Seung-Chull Suh, Taek-Ki Kim, Jae-Joon Yoo, Eun-Ok Jo
-
Patent number: 11275986Abstract: A method of quantizing an artificial neural network includes dividing an input distribution of the artificial neural network into a plurality of segments, generating an approximated density function by approximating each of the plurality of segments, calculating at least one quantization error corresponding to at least one step size for quantizing the artificial neural network, based on the approximated density function, and determining a final step size for quantizing the artificial neural network based on the at least one quantization error.Type: GrantFiled: June 14, 2018Date of Patent: March 15, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-yun Kim, Han-young Yim, In-yup Kang, Byeoung-su Kim, Nak-woo Sung, Jong-Han Lim, Sang-hyuck Ha
-
Publication number: 20200379541Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: ApplicationFiled: August 17, 2020Publication date: December 3, 2020Inventors: SEOK-JU YOON, Nak-Woo Sung, Seung-Chull Suh, Taek-ki Kim, Jae-Joon Yoo, Eun-Ok Jo
-
Patent number: 10747297Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: GrantFiled: October 30, 2017Date of Patent: August 18, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok-Ju Yoon, Nak-Woo Sung, Seung-Chull Suh, Taek-Ki Kim, Jae-Joon Yoo, Eun-Ok Jo
-
Publication number: 20190180177Abstract: A method and apparatus for generating a fixed point neural network are provided. The method includes selecting at least one layer of a neural network as an object layer, wherein the neural network includes a plurality of layers, each of the plurality of layers corresponding to a respective one of plurality of quantization parameters; forming a candidate parameter set including candidate parameter values with respect to a quantization parameter of the plurality of quantization parameters corresponding to the object layer; determining an update parameter value from among the candidate parameter values based on levels of network performance of the neural network, wherein each of the levels of network performance correspond to a respective one of the candidate parameter values; and updating the quantization parameter with respect to the object layer based on the update parameter value.Type: ApplicationFiled: November 20, 2018Publication date: June 13, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han-young Yim, Do-yun Kim, Byeoung-su Kim, Nak-woo Sung, Jong-han Lim, Sang-hyuck Ha
-
Publication number: 20190147322Abstract: An artificial neural network (ANN) quantization method for generating an output ANN by quantizing an input ANN includes: obtaining second parameters by quantizing first parameters of the input ANN; obtaining a sample distribution from an intermediate ANN in which the obtained second parameters have been applied to the input ANN; and obtaining a fractional length for the sample distribution by quantizing the obtained sample distribution.Type: ApplicationFiled: July 24, 2018Publication date: May 16, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-yun KIM, Han-young YIM, Byeoung-su KIM, Nak-woo SUNG, Jong-han LIM, Sang-hyuck HA
-
Publication number: 20190130255Abstract: A method of generating a fixed-point type neural network by quantizing a floating-point type neural network, includes obtaining, by a device, a plurality of post-activation values by applying an activation function to a plurality of activation values that are received from a layer included in the floating-point type neural network, and deriving, by the device, a plurality of statistical characteristics for at least some of the plurality of post-activation values. The method further includes determining, by the device, a step size for the quantizing of the floating-point type neural network, based on the plurality of statistical characteristics, and determining, by the device, a final fraction length for the fixed-point type neural network, based on the step size.Type: ApplicationFiled: July 12, 2018Publication date: May 2, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Han-young Yim, Do-yun Kim, Byeoung-su Kim, Nak-woo Sung, Jong-han Lim, Sang-hyuck Ha
-
Publication number: 20190095777Abstract: A method of quantizing an artificial neural network includes dividing an input distribution of the artificial neural network into a plurality of segments, generating an approximated density function by approximating each of the plurality of segments, calculating at least one quantization error corresponding to at least one step size for quantizing the artificial neural network, based on the approximated density function, and determining a final step size for quantizing the artificial neural network based on the at least one quantization error.Type: ApplicationFiled: June 14, 2018Publication date: March 28, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-yun KIM, Han-young YIM, In-yup KANG, Byeoung-su KIM, Nak-woo SUNG, Jong-Han LIM, Sang-hyuck HA
-
Publication number: 20180181183Abstract: A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.Type: ApplicationFiled: October 30, 2017Publication date: June 28, 2018Inventors: SEOK-JU YOON, NAK-WOO SUNG, SEUNG-CHULL SUH, TAEK-KI KIM, JAE-JOON YOO, EUN-OK JO
-
Patent number: 9460482Abstract: A system on chip (SoC) including a configurable image processing pipeline is provided. The SoC includes a bus; a first image processing module configured to be connected to the bus and to process image data; a first image processing stage configured to transmit either first image data or second image data received from the bus to at least one of the bus and the first image processing module through a first bypass path in response to first control signals; and a second image processing stage configured to transmit either third image data received from the first image processing module or fourth image data received from the bus to the bus through one of a second bypass path and a second scaler path in response to second control signals.Type: GrantFiled: September 4, 2014Date of Patent: October 4, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun Hee Park, Jin Soo Park, Nak Woo Sung
-
Publication number: 20150091916Abstract: A system on chip (SoC) including a configurable image processing pipeline is provided. The SoC includes a bus; a first image processing module configured to be connected to the bus and to process image data; a first image processing stage configured to transmit either first image data or second image data received from the bus to at least one of the bus and the first image processing module through a first bypass path in response to first control signals; and a second image processing stage configured to transmit either third image data received from the first image processing module or fourth image data received from the bus to the bus through one of a second bypass path and a second scaler path in response to second control signals.Type: ApplicationFiled: September 4, 2014Publication date: April 2, 2015Inventors: Sun Hee Park, Jin Soo Park, Nak Woo Sung
-
Patent number: 8258809Abstract: A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed.Type: GrantFiled: April 20, 2011Date of Patent: September 4, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Su Choi, Nak-Woo Sung
-
Publication number: 20110199809Abstract: A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed.Type: ApplicationFiled: April 20, 2011Publication date: August 18, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Su Choi, Nak-Woo Sung
-
Patent number: 7949136Abstract: A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed.Type: GrantFiled: April 28, 2009Date of Patent: May 24, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Su Choi, Nak-Woo Sung
-
Publication number: 20090267636Abstract: A security circuit includes an electrical fuse read only memory (ROM) including a plurality of electrical fuse units. The electrical fuse units are arranged to correspond to bit values of an initial security key before the electrical fuse ROM is programmed.Type: ApplicationFiled: April 28, 2009Publication date: October 29, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Hyun-Su Choi, Nak-Woo Sung