Patents by Inventor Nandakishore Raimar
Nandakishore Raimar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240106422Abstract: One or more devices, systems, and/or methods are provided. In an example of the techniques presented herein, an oscillator comprises a voltage controlled oscillator configured to generate an output clock based on a drive signal, a frequency to voltage converter having a time constant and configured to generate a feedback voltage having a decay cycle based on the time constant and a frequency based on a frequency of the output clock, and an integrator configured to generate the drive signal based on an integration of the feedback voltage and a reference voltage.Type: ApplicationFiled: September 27, 2022Publication date: March 28, 2024Inventors: Nandakishore RAIMAR, Brajveer Singh, Iulian Gradinariu
-
Publication number: 20220337190Abstract: An oscillation circuit includes resistors with tap points for high/low reference voltages. An RC network coupled in parallel with the resistors includes a first capacitor to vary a first voltage input and a second capacitor to generate a second voltage input. A first comparator alternately compares the voltage inputs with the low reference voltage to generate oscillation outputs. A PTAT current DAC supplies an injection current to a resistor of the series of resistors that variably modulates the reference voltages. A second comparator alternately compares the voltage inputs with the high reference voltage and controls generation of an adaptive bias current to first comparator near a switching threshold voltage range thereof. A chop switch matrix alternately flips voltage reference inputs to input terminals of first comparator. A multiplexer alternately inverts a polarity of the oscillation outputs in concert with alternately flipping the voltage reference inputs by the chop switch matrix.Type: ApplicationFiled: December 29, 2021Publication date: October 20, 2022Applicant: Cypress Semiconductor CorporationInventors: Nandakishore Raimar, H P Sachin
-
Patent number: 10862443Abstract: In examples, an apparatus for sensing current comprises a power transistor; a sense transistor coupled to the power transistor; and an offset addition circuit coupled to the power transistor and the sense transistor, the offset addition circuit comprising a first pair of transistors and a differential amplifier. The apparatus also comprises a cascode amplifier circuit coupled to the offset addition circuit, the cascode amplifier circuit comprising a second pair of transistors, and a gain trim circuit coupled to the cascode amplifier circuit, the gain trim circuit including another differential amplifier and a third transistor. The apparatus further includes an analog-to-digital converter (ADC) coupled to the gain trim circuit and storage coupled to the ADC.Type: GrantFiled: August 20, 2018Date of Patent: December 8, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Nandakishore Raimar
-
Publication number: 20200059212Abstract: In examples, an apparatus for sensing current comprises a power transistor; a sense transistor coupled to the power transistor; and an offset addition circuit coupled to the power transistor and the sense transistor, the offset addition circuit comprising a first pair of transistors and a differential amplifier. The apparatus also comprises a cascode amplifier circuit coupled to the offset addition circuit, the cascode amplifier circuit comprising a second pair of transistors, and a gain trim circuit coupled to the cascode amplifier circuit, the gain trim circuit including another differential amplifier and a third transistor. The apparatus further includes an analog-to-digital converter (ADC) coupled to the gain trim circuit and storage coupled to the ADC.Type: ApplicationFiled: August 20, 2018Publication date: February 20, 2020Inventor: Nandakishore RAIMAR
-
Patent number: 10447153Abstract: A VBOOST generator includes, for example, a voltage regulator for generating a first power rail VX between the supply voltage VCC and ground. A clock generator is arranged to generate a clock signal oscillating between the supply voltage VCC and the voltage VCC?VX. A charge pump is arranged to couple the voltage VCC?VX to a first terminal of an on-substrate flyback capacitor during a first half-cycle of the first clock signal and is arranged to couple the voltage VCC to the first terminal of the flyback capacitor during a second half-cycle of the first clock signal. A pin is coupled to the substrate couples the voltage VCC+VX developed on a second terminal of the flyback capacitor during the second half-cycle of the first clock signal to an external bucket capacitor. A second charge pump is optionally included to increase the charging capacity of the VBOOST generator.Type: GrantFiled: April 24, 2017Date of Patent: October 15, 2019Assignee: Texas Instruments IncorporatedInventors: Nandakishore Raimar, Sayantan Gupta
-
Publication number: 20180309362Abstract: A VBOOST generator includes, for example, a voltage regulator for generating a first power rail VX between the supply voltage VCC and ground. A clock generator is arranged to generate a clock signal oscillating between the supply voltage VCC and the voltage VCC?VX. A charge pump is arranged to couple the voltage VCC?VX to a first terminal of an on-substrate flyback capacitor during a first half-cycle of the first clock signal and is arranged to couple the voltage VCC to the first terminal of the flyback capacitor during a second half-cycle of the first clock signal. A pin is coupled to the substrate couples the voltage VCC+VX developed on a second terminal of the flyback capacitor during the second half-cycle of the first clock signal to an external bucket capacitor. A second charge pump is optionally included to increase the charging capacity of the VBOOST generator.Type: ApplicationFiled: April 24, 2017Publication date: October 25, 2018Inventors: Nandakishore Raimar, Sayantan Gupta
-
Patent number: 10084307Abstract: The disclosure provides an over-current protection circuit. A signal generating block in the over-current protection circuit generates one or more input voltages, a summed voltage and an average voltage in response to one or more differential voltages. A control block generates one or more control signals in response to the one or more input voltages and the average voltage. An analog control loop block generates an initiation signal in response to the summed voltage and an output voltage. A phase control logic block generates one or more PWM (pulse width modulated) signals in response to the initiation signal and the one or more control signals.Type: GrantFiled: April 28, 2016Date of Patent: September 25, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Pradeep V S R Pydah, Biranchinath Sahu, Tetsuo Tateishi, Kuang-Yao Cheng, Nandakishore Raimar
-
Patent number: 9817414Abstract: Undershoot reduction circuitry includes, for example, a first comparator, a second comparator, and a controller. The first comparator is operable for comparing an indication of a power supply voltage output against a first threshold. The second comparator is operable for comparing an indication of the power supply voltage output against a second threshold. The controller is operable for generating a first power control signal to raise the power supply voltage output when the indication of the power supply voltage output has a first slope and crosses the first threshold and to lower the power supply voltage output when the indication of the power supply voltage output has an opposite slope and crosses the second threshold.Type: GrantFiled: April 13, 2015Date of Patent: November 14, 2017Assignee: Texas Instruments IncorporatedInventors: Naga Venkata Prasadu Mangina, Biranchinath Sahu, Pradeep V S R Pydah, Nandakishore Raimar
-
Publication number: 20170317488Abstract: The disclosure provides an over-current protection circuit. A signal generating block in the over-current protection circuit generates one or more input voltages, a summed voltage and an average voltage in response to one or more differential voltages. A control block generates one or more control signals in response to the one or more input voltages and the average voltage. An analog control loop block generates an initiation signal in response to the summed voltage and an output voltage. A phase control logic block generates one or more PWM (pulse width modulated) signals in response to the initiation signal and the one or more control signals.Type: ApplicationFiled: April 28, 2016Publication date: November 2, 2017Inventors: Pradeep V S R PYDAH, Biranchinath SAHU, Tetsuo TATEISHI, Kuang-Yao CHENG, Nandakishore RAIMAR
-
Publication number: 20160299520Abstract: Undershoot reduction circuitry includes, for example, a first comparator, a second comparator, and a controller. The first comparator is operable for comparing an indication of a power supply voltage output against a first threshold. The second comparator is operable for comparing an indication of the power supply voltage output against a second threshold. The controller is operable for generating a first power control signal to raise the power supply voltage output when the indication of the power supply voltage output has a first slope and crosses the first threshold and to lower the power supply voltage output when the indication of the power supply voltage output has an opposite slope and crosses the second threshold.Type: ApplicationFiled: April 13, 2015Publication date: October 13, 2016Inventors: Prasadu Mangina, Biranchinath Sahu, Pradeep Pydah, Nandakishore Raimar
-
Patent number: 8564252Abstract: A circuit for charging a capacitive load to a reference voltage in a capacitive sensor measurement circuit includes a reference buffer, a boost buffer, and drive logic. The reference buffer and the boost buffer are coupled with the capacitive load to be charged. The boost buffer first charges the capacitive load towards the reference voltage at a first rate of charging, and then ceases charging. The reference buffer subsequently continues charging at a slower second rate to settle the voltage across the capacitive load to within a tolerable range of the reference voltage.Type: GrantFiled: November 9, 2007Date of Patent: October 22, 2013Assignee: Cypress Semiconductor CorporationInventors: Nandakishore Raimar, Timothy J. Williams
-
Patent number: 7528648Abstract: An apparatus, method and system are described for providing a low power replica biased regulated supply voltage without the size requirements of using a large resistor coupled between the source of a master transistor and ground. Instead, a source of a replica transistor diode may be biased with a bias voltage, and the gate and drain of the diode may be biased with a current bias. Additional descriptions provide the supply voltage without the size requirements of a resistor coupled between a source of one or more pass transistors and ground. Instead, the source of the pass transistor(s) may be biased with a “leaker” current.Type: GrantFiled: February 22, 2007Date of Patent: May 5, 2009Assignee: Cypress Semiconductor CorporationInventor: Nandakishore Raimar
-
Publication number: 20080203977Abstract: A circuit for charging a capacitive load to a reference voltage in a capacitive sensor measurement circuit includes a reference buffer, a boost buffer, and drive logic. The reference buffer and the boost buffer are coupled with the capacitive load to be charged. The boost buffer first charges the capacitive load towards the reference voltage at a first rate of charging, and then ceases charging. The reference buffer subsequently continues charging at a slower second rate to settle the voltage across the capacitive load to within a tolerable range of the reference voltage.Type: ApplicationFiled: November 9, 2007Publication date: August 28, 2008Inventors: Nandakishore Raimar, Timothy J. Williams
-
Publication number: 20070210855Abstract: An apparatus, method and system are described for providing a low power replica biased regulated supply voltage without the size requirements of using a large resistor coupled between the source of a master transistor and ground. Instead, a source of a replica transistor diode may be biased with a bias voltage, and the gate and drain of the diode may be biased with a current bias. Additional descriptions provide the supply voltage without the size requirements of a resistor coupled between a source of one or more pass transistors and ground. Instead, the source of the pass transistor(s) may be biased with a “leaker” current.Type: ApplicationFiled: February 22, 2007Publication date: September 13, 2007Inventor: Nandakishore Raimar