Patents by Inventor Naohito Kojima

Naohito Kojima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20210073457
    Abstract: According to one embodiment, a circuit design device includes a classification unit and a generation unit. The classification unit is configured to classify a plurality of wires included in a circuit into a first wire group that includes at least one first wire and a second wire group that includes at least one second wire based on toggle rates of the plurality of wires. The generation unit is configured to generate, based on first information indicating a layout of the plurality of wires on a substrate, second information indicating a layout of the plurality of wires on the substrate and a first dummy wire, the first dummy wire being arranged in a first region within a first range from the first wire.
    Type: Application
    Filed: February 10, 2020
    Publication date: March 11, 2021
    Inventors: Jiro Hayakawa, Naohito Kojima
  • Publication number: 20130179854
    Abstract: According to one embodiment, a design apparatus includes a voltage drop analyzer, an improvement calculator, first and second cell replacing modules, and an outputting module. The voltage drop analyzer specifies a peak voltage drop point based on a cell library and design data. The cell library includes information on first and cell groups. The first cell replacing module changes the design data. The improvement calculator calculates a timing improvement. The second cell replacing module extracts at least one cell from second cell group in a target device corresponding to the design data changed by the first cell replacing module as a replacement candidate cell, based on the timing improvement, and changes the design data changed by the first cell replacing module. The outputting module outputs the design data changed by the second cell replacing module.
    Type: Application
    Filed: May 22, 2012
    Publication date: July 11, 2013
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventor: Naohito KOJIMA
  • Patent number: 8026537
    Abstract: A semiconductor integrated circuit includes a function block arranged on a substrate, a first buffering cell arranged adjacent to a first side of the function block, a second buffering cell arranged adjacent to a second side adjacent to the first side of the function block, and signal wiring passing over the function block obliquely relative to the first side and the second side, connecting the first buffering cell and the second buffering cell.
    Type: Grant
    Filed: June 14, 2007
    Date of Patent: September 27, 2011
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Naohito Kojima, Fumihiro Minami, Kimiyoshi Usami
  • Publication number: 20070235766
    Abstract: A semiconductor integrated circuit includes a function block arranged on a substrate, a first buffering cell arranged adjacent to a first side of the function block, a second buffering cell arranged adjacent to a second side adjacent to the first side of the function block, and signal wiring passing over the function block obliquely relative to the first side and the second side, connecting the first buffering cell and the second buffering cell.
    Type: Application
    Filed: June 14, 2007
    Publication date: October 11, 2007
    Inventors: Naohito Kojima, Fumihiro Minami, Kimiyoshi Usami
  • Patent number: 7075336
    Abstract: A method for distributing clocks to flip-flop circuits which constitute a logic circuit includes obtaining a timing slack of a first minimum delay time with respect to a minimum delay constraint time and a timing slack of a first maximum delay time with respect to a maximum delay constraint time for a clock in an input path to a flip-flop circuit, obtaining a timing slack of a second minimum delay time with respect to a minimum delay constraint time and a timing slack of a second maximum delay time with respect to a maximum delay constraint time for a clock in an output path from all the flip-flop circuits which receive the clocks from a clock terminal directly and obtaining a delay value which maximizes a minimum value of each of the first and second minimum delay time and maximum delay time of timing slacks.
    Type: Grant
    Filed: June 28, 2002
    Date of Patent: July 11, 2006
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Naohito Kojima, Fumihiro Minami, Masami Murakata, Takashi Ishioka
  • Publication number: 20040183103
    Abstract: A semiconductor integrated circuit includes a function block arranged on a substrate, a first buffering cell arranged adjacent to a first side of the function block, a second buffering cell arranged adjacent to a second side adjacent to the first side of the function block, and signal wiring passing over the function block obliquely relative to the first side and the second side, connecting the first buffering cell and the second buffering cell.
    Type: Application
    Filed: January 20, 2004
    Publication date: September 23, 2004
    Inventors: Naohito Kojima, Fumihiro Minami, Kimiyoshi Usami
  • Patent number: 6510542
    Abstract: A repeater insertion method is described which allows for repeater cell insertion into two or more fanout nets. Repeater cell location is determined such that at any given point, the interval capacitance between any two repeater cell nodes is no greater than a predetermined amount. Furthermore, the method allows for successful “back-annotation” into synthesis or layout software without the need to add new input/output pins to the module definition. Additionally, the method allows for repeater cell insertion using two or more sizes of repeater cells. Finally, the method described considers the “slack” of each fanout, and makes the signal delay from the source to the most critical fanout shorter than the result of usual repeater insertion methods.
    Type: Grant
    Filed: October 8, 1999
    Date of Patent: January 21, 2003
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Naohito Kojima
  • Publication number: 20030014724
    Abstract: A method for distributing clocks to flip-flop circuits which constitute a logic circuit includes obtaining a timing slack of a first minimum delay time with respect to a minimum delay constraint time and a timing slack of a first maximum delay time with respect to a maximum delay constraint time for a clock in an input path to a flip-flop circuit, obtaining a timing slack of a second minimum delay time with respect to a minimum delay constraint time and a timing slack of a second maximum delay time with respect to a maximum delay constraint time for a clock in an output path from all the flip-flop circuits which receive the clocks from a clock terminal directly and obtaining a delay value which maximizes a minimum value of each of the first and second minimum delay time and maximum delay time of timing slacks.
    Type: Application
    Filed: June 28, 2002
    Publication date: January 16, 2003
    Inventors: Naohito Kojima, Fumihiro Minami, Masami Murakata, Takashi Ishioka
  • Patent number: 5764531
    Abstract: A sizing apparatus for active devices of an integrated circuit has a storage unit for storing information about connections between the active devices and a delay constraint, a size initializing unit for initializing a size of the active device to a minimum value, an electric current consumption change rate arithmetic unit for calculating a change rate of an electric current or power consumption when the size is increased, a delay calculating unit for calculating a maximum signal delay by analyzing a timing on the basis of the connecting formation, a delay constraint judging unit for judging whether or not a maximum signal delay satisfies the delay constraint, a critical path extracting unit for extracting a critical path from paths that do not satisfy the delay constraint, a delay improvement arithmetic unit for calculating an improvement rate of the signal delay of the critical path with respect to a variation quantity of the electric current or power consumption when increasing the size of the active devic
    Type: Grant
    Filed: March 14, 1996
    Date of Patent: June 9, 1998
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Naohito Kojima, Masaaki Yamada