Patents by Inventor Naoki Andou
Naoki Andou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10991335Abstract: A display device according to the present disclosure includes: pixels arranged in a matrix; a data line group that includes a pair of data lines for each pixel column; a data line drive circuit that supplies a positive-phase data signal to one of the pair of data lines, and a negative-phase data signal to the other of the pair of data lines; and an auxiliary drive circuit that is provided for each pair of data lines, and that processes the positive-phase data signal and the negative-phase data signal, in which the auxiliary drive circuit has a dead zone in a region where there is no difference between a positive-phase potential and a negative-phase potential, or where the difference in potential is smaller than a predetermined value. An electronic apparatus according to the present disclosure includes a display device having the configuration described above.Type: GrantFiled: October 16, 2018Date of Patent: April 27, 2021Assignee: Sony Semiconductor Solutions CorporationInventors: Toshihiko Orii, Hiroshi Nakao, Naoki Andou, Kazuhiro Takeda, Keiko Kawaguchi
-
Publication number: 20200312263Abstract: A display device according to the present disclosure includes: pixels arranged in a matrix; a data line group that includes a pair of data lines for each pixel column; a data line drive circuit that supplies a positive-phase data signal to one of the pair of data lines, and a negative-phase data signal to the other of the pair of data lines; and an auxiliary drive circuit that is provided for each pair of data lines, and that processes the positive-phase data signal and the negative-phase data signal, in which the auxiliary drive circuit has a dead zone in a region where there is no difference between a positive-phase potential and a negative-phase potential, or where the difference in potential is smaller than a predetermined value. An electronic apparatus according to the present disclosure includes a display device having the configuration described above.Type: ApplicationFiled: October 16, 2018Publication date: October 1, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Toshihiko ORII, Hiroshi NAKAO, Naoki ANDOU, Kazuhiro TAKEDA, Keiko KAWAGUCHI
-
Patent number: 9747857Abstract: A display device includes: data-line pairs arranged side by side along a first direction; gate lines arranged side by side along a second direction; a display section including pixels each disposed at an intersection of a data-line pair and a gate line and connected to one or both of the data-line pair; a data-line drive circuit supplying a positive-phase data signal to one of the data-line pair and a negative-phase data signal to the other, and allowing the data-line pair to stay in a high-impedance state before writing of an image signal to the pixels; and a short circuit putting the data-line pair in a short-circuit state while the data-line pair stays in the high-impedance state, and then releasing the short-circuit state Following the release of the short-circuit state, the positive-phase data signal or/and the negative-phase data signal are written into the pixel as the image signal.Type: GrantFiled: April 24, 2015Date of Patent: August 29, 2017Assignee: Sony CorporationInventors: Naoki Andou, Kouzi Tsukamoto, Takamitsu Urakawa, Kazuhiro Takeda, Keiko Kawaguchi, Taizou Hoshihara, Kouichi Hashikaki
-
Patent number: 9430971Abstract: An electro-optical unit includes pixels provided correspondingly to portions where a plurality of pairs of data lines and a plurality of gate lines intersect with each other. Each of the pixels has an electro-optical device and a pixel circuit. The pixel circuit has a holding circuit connected with one of the plurality of pairs of data lines and one of the plurality of gate lines, and a selection circuit connected with an output of the holding circuit and the electro-optical device. The holding circuit is capable of sampling and holding a first image signal to be applied to one of the pair of the data lines, while sampling and holding a second image signal to be applied to the other of the pair of the data lines. The selection circuit is capable of outputting the first image signal and the second image signal to the electro-optical device selectively.Type: GrantFiled: September 7, 2012Date of Patent: August 30, 2016Assignee: SONY CORPORATIONInventors: Kouzi Tsukamoto, Kazuhiro Takeda, Takamitsu Urakawa, Naoki Andou, Kazutoshi Ono
-
Publication number: 20150235604Abstract: A display device includes: data-line pairs arranged side by side along a first direction; gate lines arranged side by side along a second direction; a display section including pixels each disposed at an intersection of a data-line pair and a gate line and connected to one or both of the data-line pair; a data-line drive circuit supplying a positive-phase data signal to one of the data-line pair and a negative-phase data signal to the other, and allowing the data-line pair to stay in a high-impedance state before writing of an image signal to the pixels; and a short circuit putting the data-line pair in a short-circuit state while the data-line pair stays in the high-impedance state, and then releasing the short-circuit state Following the release of the short-circuit state, the positive-phase data signal or/and the negative-phase data signal are written into the pixel as the mage signal.Type: ApplicationFiled: April 24, 2015Publication date: August 20, 2015Inventors: Naoki Andou, Kouzi Tsukamoto, Takamitsu Urakawa, Kazuhiro Takeda, Keiko Kawaguchi, Taizou Hoshihara, Kouichi Hashikaki
-
Patent number: 9024922Abstract: A display device includes: data-line pairs arranged side by side along a first direction; gate lines arranged side by side along a second direction; a display section including pixels each disposed at an intersection of a data-line pair and a gate line and connected to one or both of the data-line pair; a data-line drive circuit supplying a positive-phase data signal to one of the data-line pair and a negative-phase data signal to the other, and allowing the data-line pair to stay in a high-impedance state before writing of an image signal to the pixels; and a short circuit putting the data-line pair in a short-circuit state while the data-line pair stays in the high-impedance state, and then releasing the short-circuit state Following the release of the short-circuit state, the positive-phase data signal or/and the negative-phase data signal are written into the pixel as the mage signal.Type: GrantFiled: September 12, 2012Date of Patent: May 5, 2015Assignee: Sony CorporationInventors: Naoki Andou, Kouzi Tsukamoto, Takamitsu Urakawa, Kazuhiro Takeda, Keiko Kawaguchi, Taizou Hoshihara, Kouichi Hashikaki
-
Publication number: 20130076706Abstract: A display device includes: data-line pairs arranged side by side along a first direction; gate lines arranged side by side along a second direction; a display section including pixels each disposed at an intersection of a data-line pair and a gate line and connected to one or both of the data-line pair; a data-line drive circuit supplying a positive-phase data signal to one of the data-line pair and a negative-phase data signal to the other, and allowing the data-line pair to stay in a high-impedance state before writing of an image signal to the pixels; and a short circuit putting the data-line pair in a short-circuit state while the data-line pair stays in the high-impedance state, and then releasing the short-circuit state Following the release of the short-circuit state, the positive-phase data signal or/and the negative-phase data signal are written into the pixel as the mage signal.Type: ApplicationFiled: September 12, 2012Publication date: March 28, 2013Applicant: SONY CORPORATIONInventors: Naoki Andou, Kouzi Tsukamoto, Takamitsu Urakawa, Kazuhiro Takeda, Keiko Kawaguchi, Taizou Hoshihara, Kouichi Hashikaki
-
Publication number: 20130076725Abstract: An electro-optical unit includes pixels provided correspondingly to portions where a plurality of pairs of data lines and a plurality of gate lines intersect with each other. Each of the pixels has an electro-optical device and a pixel circuit. The pixel circuit has a holding circuit connected with one of the plurality of pairs of data lines and one of the plurality of gate lines, and a selection circuit connected with an output of the holding circuit and the electro-optical device. The holding circuit is capable of sampling and holding a first image signal to be applied to one of the pair of the data lines, while sampling and holding a second image signal to be applied to the other of the pair of the data lines. The selection circuit is capable of outputting the first image signal and the second image signal to the electro-optical device selectively.Type: ApplicationFiled: September 7, 2012Publication date: March 28, 2013Applicant: SONY CORPORATIONInventors: Kouzi Tsukamoto, Kazuhiro Takeda, Takamitsu Urakawa, Naoki Andou, Kazutoshi Ono