Patents by Inventor Naoki Kotani
Naoki Kotani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070045695Abstract: A Ni film is deposited over the entire surface of a substrate including a silicon gate. Then, the silicon gate is partially removed by, for example, CMP, thereby leaving a Ni layer having a flat upper surface and a uniform thickness directly on the silicon gate. Subsequently, silicidation is performed, thereby forming a gate electrode having a uniform silicide phase.Type: ApplicationFiled: July 25, 2006Publication date: March 1, 2007Inventors: Shinji Takeoka, Akio Sebe, Junji Hirase, Naoki Kotani, Gen Okazaki, Kazuhiko Aida
-
Publication number: 20070040199Abstract: In a semiconductor device, a transistor in an N-type logic region NL is covered with a tensile stress applying film and a transistor in a P-type logic region PL is covered with a compressive stress applying film. Transistors in a P-type SRAM region PS and an N-type SRAM region NS are covered with a layered film including a tensile stress applying film and a compressive stress applying film.Type: ApplicationFiled: July 24, 2006Publication date: February 22, 2007Inventor: Naoki Kotani
-
Publication number: 20070032007Abstract: A semiconductor device includes: a high dielectric constant gate insulating film formed on an active region in a substrate; a gate electrode formed on the high dielectric constant gate insulating film; and an insulating sidewall formed on each side surface of the gate electrode. The high dielectric constant gate insulating film is continuously formed so as to extend from under the gate electrode to under the insulating sidewall. At least part of the high dielectric constant gate insulating film located under the insulating sidewall has a smaller thickness than a thickness of part of the high dielectric constant gate insulating film located under the gate electrode.Type: ApplicationFiled: July 24, 2006Publication date: February 8, 2007Inventors: Junji Hirase, Akio Sebe, Naoki Kotani, Gen Okazaki, Kazuhiko Aida, Shinji Takeoka
-
Patent number: 7119408Abstract: A semiconductor device of the present invention includes, as a peripheral MIS transistor 25b, a gate insulating film 13b and a gate electrode 14b provided above an active region 10b, first and second sidewalls 19b and 23b provided on side surfaces of the gate electrode 14b, n-type source and drain regions 24b provided away from each other in the active region, nitrogen diffusion layers 18 provided below the outer sides of the gate electrode 14b, n-type extension regions 16 containing arsenic and provided in regions of the active region 10b located below the outer sides of the gate electrode 14b so that the n-type extension regions 16 cover the inner side surfaces and the bottom surfaces of the nitrogen diffusion layers 18, respectively, and n-type dopant regions 17 containing phosphorus and provided in regions of the active region 10b located below the outer sides of the gate electrode 14b and deeper than the n-type extension regions 16.Type: GrantFiled: March 9, 2005Date of Patent: October 10, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Patent number: 7053450Abstract: A MISFET in a semiconductor device has a gate insulating film provided on a substrate, a gate electrode provided on the gate insulating film, sidewalls provided on the side surfaces of the gate electrode, lightly doped diffusion layers provided in the respective regions of the substrate located below the edge portions of the gate electrodes, heavily doped diffusion layers provided in the respective regions of the substrate located laterally below the gate electrode and the sidewalls, and pocket diffusion layers covering the lower portions of the lightly doped diffusion layers and parts of the side surfaces thereof in overlapping relation with each other below the gate electrode. Impurity concentrations in the pocket diffusion layers are set such that the threshold of the MISFET has a desired value.Type: GrantFiled: April 29, 2004Date of Patent: May 30, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Publication number: 20060017117Abstract: A semiconductor device includes a resistor element covered by a silicon oxide film. In the semiconductor device, with respective gate electrodes of MIS transistors and impurity doped layers, i.e., non-silicide regions exposed, thermal treatment for activating an impurity and silicidization are performed. Thus, auto-doping of an impurity is suppressed, so that variations in a resistance value of a resistor are suppressed. Also, the gate electrodes of the MIS transistors and the like are exposed when thermal treatment for activating an impurity, and therefore breakdown of respective gate insulation films of the MIS transistors hardly occurs.Type: ApplicationFiled: July 22, 2005Publication date: January 26, 2006Inventor: Naoki Kotani
-
Publication number: 20050224872Abstract: A semiconductor device of the present invention includes, as a peripheral MIS transistor 25b, a gate insulating film 13b and a gate electrode 14b provided above an active region 10b, first and second sidewalls 19b and 23b provided on side surfaces of the gate electrode 14b, n-type source and drain regions 24b provided away from each other in the active region, nitrogen diffusion layers 18 provided below the outer sides of the gate electrode 14b, n-type extension regions 16 containing arsenic and provided in regions of the active region 10b located below the outer sides of the gate electrode 14b so that the n-type extension regions 16 cover the inner side surfaces and the bottom surfaces of the nitrogen diffusion layers 18, respectively, and n-type dopant regions 17 containing phosphorus and provided in regions of the active region 10b located below the outer sides of the gate electrode 14b and deeper than the n-type extension regions 16.Type: ApplicationFiled: March 9, 2005Publication date: October 13, 2005Inventor: Naoki Kotani
-
Patent number: 6855633Abstract: A mask (4) for forming active regions is formed on a surface portion of a Si layer (2) serving as a semiconductor region with a thermal oxide film (3) interposed therebetween. Dummy sidewalls (8) are formed over the side surfaces of the mask (4) for forming active regions. Then, etching is performed by using the mask (4) for forming active regions and the dummy sidewalls (8) as a mask to form trenches (9) each defining the side surfaces of the Si layer (2). Thereafter, each of the trenches (9) is filled with a plasma CVD oxide film (11), which is polished till the dummy sidewalls (8) are exposed at the surface. By removing the dummy sidewalls (8), oxidation is performed with the upper-surface edge portions of the Si layer (2) being exposed. This allows the upper-surface edge portions of the Si layer (2) to be oxidized without involving the oxidation of the lower-surface edge portions of the Si layer (2).Type: GrantFiled: August 22, 2002Date of Patent: February 15, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Publication number: 20050001297Abstract: A MISFET in a semiconductor device has a gate insulating film provided on a substrate, a gate electrode provided on the gate insulating film, sidewalls provided on the side surfaces of the gate electrode, lightly doped diffusion layers provided in the respective regions of the substrate located below the edge portions of the gate electrodes, heavily doped diffusion layers provided in the respective regions of the substrate located laterally below the gate electrode and the sidewalls, and pocket diffusion layers covering the lower portions of the lightly doped diffusion layers and parts of the side surfaces thereof in overlapping relation with each other below the gate electrode. Impurity concentrations in the pocket diffusion layers are set such that the threshold of the MISFET has a desired value.Type: ApplicationFiled: April 29, 2004Publication date: January 6, 2005Inventor: Naoki Kotani
-
Patent number: 6727553Abstract: After a Si layer (2) is formed on a BOX layer (1) of a semiconductor substrate (50), trenches (11) and (15) each reaching the semiconductor substrate (50) are formed. An electric connection is provided between the Si layer (2) and an external circuit by forming a sidewall (18) composed of a conductor material over the side surfaces of the trenches (11) and (15). This facilitates fixation of the body potential of the Si layer (2). Oxidation for rounding off the upper-surface edge portions of the Si layer (2) is further performed with the upper-surface edge portions of the Si layer (2) being exposed and with the lower-surface edge portions of the Si layer (2) being covered with the sidewall (18). As a consequence, the deformation of the lower-surface edge portions of the Si layer (2) resulting from oxidation is less likely to occur and a leakage current resulting from a failure caused by the deformation of the lower-surface edge portions of the Si layer (2) is suppressed.Type: GrantFiled: August 22, 2002Date of Patent: April 27, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Patent number: 6674127Abstract: A semiconductor integrated circuit includes: a logic circuit section including transistors formed on an SOI substrate; and a partially-depletion-type transistor, which is formed on the SOI substrate as a switching transistor for controlling ON/OFF states of the logic circuit section and which has a body contact portion. The partially-depletion-type transistor has a threshold voltage, which is substantially equal to that of the transistors in the logic circuit section when no potential is applied to the body contact portion and which is higher than that of the transistors in the logic circuit section when a potential is applied to the body contact portion.Type: GrantFiled: April 25, 2001Date of Patent: January 6, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Patent number: 6638799Abstract: In a method for manufacturing a MIS type SOI device, when an ion-implantation is carried out to form pocket regions of an n-type MISFET, an ion-implantation mask having a mask opening and covering a body contact region of a p-type MISFET is applied, and when an ion-implantation is carried out to form pocket regions of a p-type MISFET, an ion-implantation mask having a mask opening and covering a body contact region of an n-type MISFET is applied. By preventing the impurities of the conductivity type opposite to that of the body contact region from being introduced into the pathway portion, the body electrical potential can be securely fixed.Type: GrantFiled: December 11, 2001Date of Patent: October 28, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Publication number: 20030038323Abstract: After a Si layer (2) is formed on a BOX layer (1) of a semiconductor substrate (50), trenches (11) and (15) each reaching the semiconductor substrate (50) are formed. An electric connection is provided between the Si layer (2) and an external circuit by forming a sidewall (18) composed of a conductor material over the side surfaces of the trenches (11) and (15). This facilitates fixation of the body potential of the Si layer (2). Oxidation for rounding off the upper-surface edge portions of the Si layer (2) is further performed with the upper-surface edge portions of the Si layer (2) being exposed and with the lower-surface edge portions of the Si layer (2) being covered with the sidewall (18). As a consequence, the deformation of the lower-surface edge portions of the Si layer (2) resulting from oxidation is less likely to occur and a leakage current resulting from a failure caused by the deformation of the lower-surface edge portions of the Si layer (2) is suppressed.Type: ApplicationFiled: August 22, 2002Publication date: February 27, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Naoki Kotani
-
Publication number: 20030040187Abstract: A mask (4) for forming active regions is formed on a surface portion of a Si layer (2) serving as a semiconductor region with a thermal oxide film (3) interposed therebetween. Dummy sidewalls (8) are formed over the side surfaces of the mask (4) for forming active regions. Then, etching is performed by using the mask (4) for forming active regions and the dummy sidewalls (8) as a mask to form trenches (9) each defining the side surfaces of the Si layer (2). Thereafter, each of the trenches (9) is filled with a plasma CVD oxide film (11), which is polished till the dummy sidewalls (8) are exposed at the surface. By removing the dummy sidewalls (8), oxidation is performed with the upper-surface edge portions of the Si layer (2) being exposed. This allows the upper-surface edge portions of the Si layer (2) to be oxidized without involving the oxidation of the lower-surface edge portions of the Si layer (2).Type: ApplicationFiled: August 22, 2002Publication date: February 27, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Naoki Kotani
-
Publication number: 20020106844Abstract: In a method for manufacturing a MIS type SOI device, when an ion-implantation is carried out to form pocket regions of an n-type MISFET, an ion-implantation mask having a mask opening and covering a body contact region of a p-type MISFET is applied, and when an ion-implantation is carried out to form pocket regions of a p-type MISFET, an ion-implantation mask having a mask opening and covering a body contact region of an n-type MISFET is applied. By preventing the impurities of the conductivity type opposite to that of the body contact region from being introduced into the pathway portion, the body electrical potential can be securely fixed.Type: ApplicationFiled: December 11, 2001Publication date: August 8, 2002Inventor: Naoki Kotani
-
Patent number: 6326253Abstract: After an oxide film has been completely removed from the surface of a substrate by dip etching, the substrate is inserted into a furnace at a temperature as low as about 400° C. to deposit an amorphous silicon film thereon with almost no oxide film existing therebetween. The amorphous silicon film is then patterned into a base electrode and a dopant contained in the base electrode is diffused into the substrate through annealing to form an extrinsic base diffused layer. Thereafter, an intrinsic base diffused layer is formed by ion implantation and an emitter diffused layer is formed by diffusing a dopant from an emitter electrode. Since an oxide film existing between the base electrode and the substrate can be thinner, excessive expansion of the extrinsic base diffused layer due to the diffusion of the dopant can be suppressed.Type: GrantFiled: June 15, 1999Date of Patent: December 4, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Naoki Kotani
-
Publication number: 20010035774Abstract: A semiconductor integrated circuit includes: a logic circuit section including transistors formed on an SOI substrate; and a partially-depletion-type transistor, which is formed on the SOI substrate as a switching transistor for controlling ON/OFF states of the logic circuit section and which has a body contact portion. The partially-depletion-type transistor has a threshold voltage, which is substantially equal to that of the transistors in the logic circuit section when no potential is applied to the body contact portion and which is higher than that of the transistors in the logic circuit section when a potential is applied to the body contact portion.Type: ApplicationFiled: April 25, 2001Publication date: November 1, 2001Inventor: Naoki Kotani
-
Patent number: 6271070Abstract: On a main surface of a p-type silicon substrate having a bipolar transistor forming region and a MOS transistor forming region, an epitaxial layer is grown and n-type buried layers are formed. After forming a trench penetrating the buried layer, a buried polysilicon layer is formed in the trench. Then, a threshold control layer, a punch-through stopper layer, a channel stopper layer, an n-type well layer and a p-type well layer of each MOSFET are formed. At this point, since the well layer is formed through high energy ion implantation, the n-type buried layer is suppressed from being enlarged, and hence, time required for forming the trench can be shortened. Thus, a practical method of manufacturing a semiconductor device is provided.Type: GrantFiled: December 8, 1998Date of Patent: August 7, 2001Assignee: Matsushita Electronics CorporationInventors: Naoki Kotani, Keiichiro Shimizu
-
Publication number: 20010003660Abstract: On a main surface of a p-type silicon substrate having a bipolar transistor forming region and a MOS transistor forming region, an epitaxial layer is grown and n-type buried layers are formed. After forming a trench penetrating the buried layer, a buried polysilicon layer is formed in the trench. Then, a threshold control layer, a punch-through stopper layer, a channel stopper layer, an n-type well layer and a p-type well layer of each MOSFET are formed. At this point, since the well layer is formed through high energy ion implantation, the n-type buried layer is suppressed from being enlarged, and hence, time required for forming the trench can be shortened. Thus, a practical method of manufacturing a semiconductor device is provided.Type: ApplicationFiled: December 8, 1998Publication date: June 14, 2001Inventors: NAOKI KOTANI, KEIICHIRO SHIMIZU