Patents by Inventor Naotake Watanabe
Naotake Watanabe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11088118Abstract: According to an embodiment, a semiconductor device includes a first metal plate, a second metal plate, and two or more semiconductor units. The two or more semiconductor units are disposed on the first metal plate. The each of the two or more semiconductor units includes a first metal member, a second metal member, and a semiconductor element. The first metal member has a first connection surface connected to the first major surface. The second metal member has a second connection surface connected to the second major surface. The semiconductor element includes an active region having surfaces respectively opposing the first connection surface and the second connection surface. A surface area of the first connection surface is greater than a surface area of the surface of the active region opposing the first connection surface. A surface area of the second connection surface is greater than a surface area of the surface of the active region opposing the second connection surface.Type: GrantFiled: November 30, 2017Date of Patent: August 10, 2021Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ENERGY SYSTEMS & SOLUTIONS CORPORATIONInventors: Kazuyasu Takimoto, Yuta Ichikura, Toshiharu Ohbu, Hiroaki Ito, Naotake Watanabe, Nobumitsu Tada, Naoki Yamanari, Daisuke Hiratsuka, Hiroki Sekiya, Yuuji Hisazato, Naotaka Iio, Hitoshi Matsumura
-
Publication number: 20200321320Abstract: According to an embodiment, a semiconductor device includes a first metal plate, a second metal plate, and two or more semiconductor units. The two or more semiconductor units are disposed on the first metal plate. The each of the two or more semiconductor units includes a first metal member, a second metal member, and a semiconductor element. The first metal member has a first connection surface connected to the first major surface. The second metal member has a second connection surface connected to the second major surface. The semiconductor element includes an active region having surfaces respectively opposing the first connection surface and the second connection surface. A surface area of the first connection surface is greater than a surface area of the surface of the active region opposing the first connection surface. A surface area of the second connection surface is greater than a surface area of the surface of the active region opposing the second connection surface.Type: ApplicationFiled: November 30, 2017Publication date: October 8, 2020Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ENERGY SYSTEMS & SOLUTIONS CORPORATIONInventors: Kazuyasu TAKIMOTO, Yuta ICHIKURA, Toshiharu OHBU, Hiroaki ITO, Naotake WATANABE, Nobumitsu TADA, Naoki YAMANARI, Daisuke HIRATSUKA, Hiroki SEKIYA, Yuuji HISAZATO, Naotaka IIO, Hitoshi MATSUMURA
-
Publication number: 20170309566Abstract: A semiconductor integrated circuit device (1000) includes: a first semiconductor chip CHP1 having a first circuit; and a second semiconductor chip (CHP2) having a second circuit and differing from the first semiconductor chip (CHP1). The semiconductor integrated circuit device (1000) further includes a control circuit (BTCNT) for controlling an operation of the first circuit and an operation of the second circuit in accordance with a control signal in a burn-in test, and the control circuit (BTCNT) controls the first circuit and the second circuit such that an amount of stress applied to the first semiconductor chip (CHP1) due to an operation of the first circuit and an amount of stress applied to the second semiconductor chip (CHP2) due to an operation of the second circuit differ from each other in the burn-in test.Type: ApplicationFiled: September 11, 2014Publication date: October 26, 2017Applicant: Renesas Electronics CorporationInventor: Naotake WATANABE
-
Patent number: 9496201Abstract: According to one embodiment, a semiconductor device includes a first conductor, a second conductor, and an envelope. The first conductor includes a first radiation surface. The second conductor includes a second radiation surface. The envelope includes a first envelope portion which is composed of a first insulative material and is formed such that the first envelope portion seals a semiconductor, and a second envelope portion which is composed of a second insulative material and is formed in contact with the first radiation surface and the second radiation surface.Type: GrantFiled: May 27, 2016Date of Patent: November 15, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Masunaga, Kazuhiro Ueda, Naotake Watanabe, Koji Maruno, Toshihiko Kida
-
Publication number: 20160276247Abstract: According to one embodiment, a semiconductor device includes a first conductor, a second conductor, and an envelope. The first conductor includes a first radiation surface. The second conductor includes a second radiation surface. The envelope includes a first envelope portion which is composed of a first insulative material and is formed such that the first envelope portion seals a semiconductor, and a second envelope portion which is composed of a second insulative material and is formed in contact with the first radiation surface and the second radiation surface.Type: ApplicationFiled: May 27, 2016Publication date: September 22, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki MASUNAGA, Kazuhiro UEDA, Naotake WATANABE, Koji MARUNO, Toshihiko KIDA
-
Patent number: 9379040Abstract: According to one embodiment, a semiconductor device includes a first conductor, a second conductor, and an envelope. The first conductor includes a first radiation surface. The second conductor includes a second radiation surface. The envelope includes a first envelope portion which is composed of a first insulative material and is formed such that the first envelope portion seals a semiconductor, and a second envelope portion which is composed of a second insulative material and is formed in contact with the first radiation surface and the second radiation surface.Type: GrantFiled: February 20, 2015Date of Patent: June 28, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Masunaga, Kazuhiro Ueda, Naotake Watanabe, Koji Maruno, Toshihiko Kida
-
Publication number: 20150279763Abstract: According to one embodiment, a semiconductor device includes a first conductor, a second conductor, and an envelope. The first conductor includes a first radiation surface. The second conductor includes a second radiation surface. The envelope includes a first envelope portion which is composed of a first insulative material and is formed such that the first envelope portion seals a semiconductor, and a second envelope portion which is composed of a second insulative material and is formed in contact with the first radiation surface and the second radiation surface.Type: ApplicationFiled: February 20, 2015Publication date: October 1, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki MASUNAGA, Kazuhiro UEDA, Naotake WATANABE, Koji MARUNO, Toshihiko KIDA
-
Patent number: 9147673Abstract: According to one embodiment, a semiconductor power converter includes first and second electrical conductors opposed to each other, first and second semiconductor elements joined to a first joint surface of the first electrical conductor, first and second convex electrical conductors joined to the first and second semiconductor elements, a junction joined to the first and second convex electrical conductors and a second joint surface of the second electrical conductor, power terminals, signal terminals, and an envelope sealing the constituent members. The envelope includes a flat bottom surface which extends perpendicular to the semiconductor elements and in which first and second bottom surfaces of the electrical conductors are exposed.Type: GrantFiled: September 12, 2013Date of Patent: September 29, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hideo Nishiuchi, Kazuhiro Ueda, Takayuki Masunaga, Naotake Watanabe, Yoshiyuki Shimizu, Takashi Togasaki, Koji Maruno
-
Patent number: 8872327Abstract: According to one embodiment, a semiconductor device includes a first electrical conductor, a second electrical conductor, first and second semiconductors between the first and second electrical conductors, a first power terminal, a second power terminal, a signal terminal, and an insulator which covers the components. The insulator includes a flat bottom surface in which the first and second electrical conductors are exposed, a ceiling surface, a first end surface, and a second end surface. The power terminals and the signal terminal extend outwardly from the first and second end surfaces, and the ceiling surface, respectively. The first end surface, the ceiling surface, and the second end surface are formed with a parting line.Type: GrantFiled: September 12, 2013Date of Patent: October 28, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Masunaga, Kazuhiro Ueda, Naotake Watanabe, Yoshiyuki Shimizu, Hideo Nishiuchi, Takashi Togasaki, Satoshi Sayama
-
Publication number: 20140124909Abstract: According to one embodiment, a semiconductor device includes a first electrical conductor, a second electrical conductor, first and second semiconductors between the first and second electrical conductors, a first power terminal, a second power terminal, a signal terminal, and an insulator which covers the components. The insulator includes a flat bottom surface in which the first and second electrical conductors are exposed, a ceiling surface, a first end surface, and a second end surface. The power terminals and the signal terminal extend outwardly from the first and second end surfaces, and the ceiling surface, respectively. The first end surface, the ceiling surface, and the second end surface are formed with a parting line.Type: ApplicationFiled: September 12, 2013Publication date: May 8, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Takayuki Masunaga, Kazuhiro Ueda, Naotake Watanabe, Yoshiyuki Shimizu, Hideo Nishiuchi, Takashi Togasaki, Satoshi Sayama
-
Publication number: 20140117526Abstract: According to one embodiment, a semiconductor power converter includes first and second electrical conductors opposed to each other, first and second semiconductor elements joined to a first joint surface of the first electrical conductor, first and second convex electrical conductors joined to the first and second semiconductor elements, a junction joined to the first and second convex electrical conductors and a second joint surface of the second electrical conductor, power terminals, signal terminals, and an envelope sealing the constituent members. The envelope includes a flat bottom surface which extends perpendicular to the semiconductor elements and in which first and second bottom surfaces of the electrical conductors are exposed.Type: ApplicationFiled: September 12, 2013Publication date: May 1, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Hideo Nishiuchi, Kazuhiro Ueda, Takayuki Masunaga, Naotake Watanabe, Yoshiyuki Shimizu, Takashi Togasaki, Koji Maruno
-
Patent number: 7982299Abstract: Included are a semiconductor package, a first bus bar, a second bus bar and a soldering control unit. The semiconductor package includes a power semiconductor element, a first electrode plate and a second electrode plate. The first bus bar is a conductive member which is soldered onto the main surface of the first electrode plate through a first solder member. The second bus bar is a conductive member which is soldered onto the main surface of the second electrode plate through a second solder member. The soldering control unit is provided on each of the main surface of the first bus bar to which the first electrode plate is soldered and the main surface of the second bus bar to which the second electrode plate is soldered, and controls the solder joint thickness.Type: GrantFiled: August 13, 2008Date of Patent: July 19, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Naotake Watanabe
-
Publication number: 20100225330Abstract: An object of the present invention is to provide a method of testing an electric fuse which enables to reduce a time for testing. The method of testing an electric fuse according to the present invention comprises: selecting a plurality of disconnection-targeted fuses among a plurality of electric fuses; disconnecting a plurality of disconnection-targeted fuse blocks in tern, each of which includes at least one disconnection-targeted fuse; electrically connecting one terminal of each of the plurality of disconnection-targeted fuses to a first node and connecting another terminal of the each disconnection-targeted fuse to a second node, after disconnecting; and judging whether or not all of said plurality of disconnection-targeted fuses are disconnected after electrically connecting, by applying a voltage to the first node to judge whether or not a current flows between the first node and the second node.Type: ApplicationFiled: March 2, 2010Publication date: September 9, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Naotake Watanabe
-
Patent number: 7750448Abstract: A semiconductor package includes a semiconductor device having a first main surface and a second main surface, a first electrode plate provided on the first main surface, a second electrode plate provided on the second main surface, and a wiring substrate provided between the semiconductor device and the first electrode plate, in which a plurality of opening portions in the side surface of a protruding portion provided on the first electrode plate are engaged respectively with a plurality of engaging portions which face the opening portions and which are provided on the inner side surface of an intrusion opening portion in the wiring substrate into which the protruding portion is intruded.Type: GrantFiled: September 25, 2008Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Shimpei Yoshioka, Naotake Watanabe
-
Publication number: 20100075719Abstract: An example of the present invention is a cellular phone including, a plate-like portion of a metallic material having at least one of a display section and an input key unit located on one principal surface side thereof, and a frame side portion including a frame-like elongated member of an insulating material and disposed at an outer peripheral part of the plate-like portion, a dimension of the elongated member constituting the frame side portion in a thickness direction intersecting the principal surface being smaller than a dimension of the elongated member in a width direction intersecting the thickness direction.Type: ApplicationFiled: September 16, 2009Publication date: March 25, 2010Inventors: Taizo TOMIOKA, Naotake Watanabe
-
Publication number: 20100006888Abstract: Provided is a method of manufacturing an optical semiconductor device, the method including: providing a resin layer on a light-emitting substrate to cover a principle surface of the light-emitting substrate, the light-emitting substrate including a pair of electrodes in each section of the principle surface, the resin layer including multiple holes each exposing two of the electrodes located adjacent to each other but in the different sections; providing post electrodes respectively on all the paired electrodes formed in all the sections by filling a conductive material in the holes of the resin layer on the principal surface; and forming multiple optical semiconductor devices by cutting the light-emitting substrate into sections, the light-emitting substrate provided with the post electrodes respectively on all the paired electrodes formed in all the sections.Type: ApplicationFiled: July 7, 2009Publication date: January 14, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Naotake WATANABE, Izuru Komatsu, Kazuo Shimokawa, Hisashi Ito
-
Patent number: 7558998Abstract: A semiconductor apparatus generates a clock signal used for scan test on an internal circuit of the semiconductor apparatus. The semiconductor apparatus includes a scan chain for performing input and output of data in the internal circuit, a clock generator for generating a launch clock signal for sending data to the internal circuit and a capture clock signal for capturing data from the internal circuit. The launch clock signal and the capture clock signal are generated based on a plurality of clock signals having different phases, and a pulse width of the plurality of clock signals is smaller than half of a cycle of the plurality of clock signals.Type: GrantFiled: December 9, 2005Date of Patent: July 7, 2009Assignee: NEC Electronics CorporationInventor: Naotake Watanabe
-
Publication number: 20090079046Abstract: A semiconductor package includes a semiconductor device having a first main surface and a second main surface, a first electrode plate provided on the first main surface, a second electrode plate provided on the second main surface, and a wiring substrate provided between the semiconductor device and the first electrode plate, in which a plurality of opening portions in the side surface of a protruding portion provided on the first electrode plate are engaged respectively with a plurality of engaging portions which face the opening portions and which are provided on the inner side surface of an intrusion opening portion in the wiring substrate into which the protruding portion is intruded.Type: ApplicationFiled: September 25, 2008Publication date: March 26, 2009Inventors: Shimpei YOSHIOKA, Naotake WATANABE
-
Publication number: 20090045490Abstract: Included are a semiconductor package, a first bus bar, a second bus bar and a soldering control unit. The semiconductor package includes a power semiconductor element, a first electrode plate and a second electrode plate. The first bus bar is a conductive member which is soldered onto the main surface of the first electrode plate through a first solder member. The second bus bar is a conductive member which is soldered onto the main surface of the second electrode plate through a second solder member. The soldering control unit is provided on each of the main surface of the first bus bar to which the first electrode plate is soldered and the main surface of the second bus bar to which the second electrode plate is soldered, and controls the solder joint thickness.Type: ApplicationFiled: August 13, 2008Publication date: February 19, 2009Inventor: Naotake WATANABE
-
Publication number: 20060164813Abstract: A semiconductor package includes a plate-like semiconductor element having a first power terminal and a control terminal on a main surface, and a second power terminal on a rear surface; a first power electrode plate positioned to face with the main surface of the semiconductor element, and including a first power electrode joined to the first power terminal by soldering; a second power electrode plate positioned to face with the rear surface of the semiconductor element, and including a second power electrode joined to the second power terminal by soldering; and an insulating substrate positioned between the semiconductor element and the first electrode plate, and including a control electrode joined to the control terminal by soldering.Type: ApplicationFiled: November 30, 2005Publication date: July 27, 2006Applicant: Kabushiki Kaisha ToshibaInventors: Shimpei Yoshioka, Yukihiro Ikeya, Naotake Watanabe, Nobumitsu Tada, Masakazu Shindome