Patents by Inventor Natan Manevich
Natan Manevich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250105938Abstract: In one embodiment, a monitoring device includes an interface to receive symbols from at least one monitored device over at least one communication link, at least one counter to track a number of the symbols received from the at least one monitored device over the at least one communication link, and processing circuitry to monitor synchronization of at least one clock of the at least one monitored device based on at least one value of the at least one counter.Type: ApplicationFiled: September 27, 2023Publication date: March 27, 2025Inventors: Natan Manevich, Dotan David Levi, Maciej Machnikowski, Wojciech Wasko, Elran Abissror, Bar Or Shapira, Pavel Efros, Jonathan Oliel, Ofir Sadeh
-
Publication number: 20250093905Abstract: In one embodiment, a peripheral device includes an oscillator, a counter to be driven by the oscillator and provide a peripheral device counter value, and processing circuitry to receive a host device counter value from a host device, read host device clock translation parameters from a host memory of the host device, the host device clock translation parameters providing translation between the host device counter value and a host device clock time, read peripheral device clock translation parameters providing a translation between the peripheral device counter value and a peripheral device clock time, read the peripheral device counter value, compute a clock correction as a function of a difference between the host device clock time and the peripheral clock time, based on the host device and peripheral device counter values and clock translation parameters, and correct the host device or peripheral device clock translation parameters based on the clock correction.Type: ApplicationFiled: September 20, 2023Publication date: March 20, 2025Inventors: Wojciech Wasko, Dotan David Levi, Natan Manevich, Maciej Machnikowski
-
Patent number: 12255734Abstract: In one embodiment, a system includes a network interface controller including a device interface to connect to a processing device and receive a time synchronization marker message from an application running on the processing device, a network interface to send packets over a network, and packet processing circuitry to process the time synchronization marker message for sending via the network interface over the network to a slave clock device, generate a time synchronization follow-up message including a timestamp indicative of when the synchronization marker message egressed the network interface, and process the time synchronization follow-up message for sending via the network interface over the network to the slave clock device.Type: GrantFiled: October 26, 2022Date of Patent: March 18, 2025Assignee: Mellanox Technologies, LtdInventors: Wojciech Wasko, Dotan David Levi, Avi Urman, Natan Manevich
-
Publication number: 20250080315Abstract: A communication system includes at least one send queue, containing send queue entries pointing to packets to be transmitted over a network by packet sending circuitry. A clock work queue contains clock queue entries to synchronize sending times of the packets pointed to by the send queue entries. At least one arming queue contains arming queue entries to arm the clock work queue at selected time intervals.Type: ApplicationFiled: November 18, 2024Publication date: March 6, 2025Inventors: Dotan David Levi, Ariel Shahar, Shahaf Shuler, Ariel Almog, Eitan Hirshberg, Natan Manevich
-
Publication number: 20250055667Abstract: In one embodiment, a system, includes a digitally controlled oscillator (DCO) to generate a local clock signal having a local clock frequency, and a hardware clock to maintain a value indicative of a local clock time advancing at a frequency proportional to the local clock frequency of the local clock signal generated by the DCO, and clock synchronization circuitry to receive from a device an indication of a remote clock time, generate a digital control command to at least partially correct for a difference between the remote clock time and the local clock time, and provide the digital control command to the DCO, wherein the DCO is to adjust the local clock frequency responsively to the digital control command.Type: ApplicationFiled: January 24, 2024Publication date: February 13, 2025Inventors: Natan Manevich, Dotan David Levi, Nir Laufer, Wojciech Wasko, Maciej Machnikowski, Doron Fael, Arnon Sattinger
-
Publication number: 20250055668Abstract: In one embodiment, a system includes a digitally controlled oscillator (DCO) to generate a local clock having a local clock frequency, and clock synchronization circuitry to receive from a device a signal indicative of a remote clock frequency, compare measures of the remote clock frequency and the local clock frequency; generate a digital control command based on the comparison; and provide the digital control command to the DCO, wherein the DCO is to adjust the local clock frequency responsively to the digital control command.Type: ApplicationFiled: August 13, 2023Publication date: February 13, 2025Inventors: Natan Manevich, Dotan David Levi, Arnon Sattinger, Wojciech Wasko, Maciej Machnikowski, Doron Fael, Ofir Sadeh, Jonathan Oliel
-
Publication number: 20250047402Abstract: A device includes a receiver including a timestamp generator to update timestamps at a first rate. The receiver is to estimate a first time for receiving a signal, wherein the signal is associated with a synchronization operation. The receiver is further to receive the signal at a second time. The receiver is further to determine a difference between the second time and the first time, wherein the difference is associated with an error of the timestamp generator of the receiver. The receiver can also adjust the first rate to a second rate at which to update the timestamps by the timestamp generator, responsive to determining the difference between the first time and the second time.Type: ApplicationFiled: August 1, 2023Publication date: February 6, 2025Inventors: Yam Gellis, Oren Matus, Liron Mula, Natan Manevich, Hillel Chapman, Dotan David Levi
-
Patent number: 12216489Abstract: In one embodiment, a clock synchronization system includes clock circuitry to maintain a clock running at a clock frequency, a clock controller, and a processor to execute software to generate clock update commands and provide the clock update commands to the clock controller, wherein the clock controller is configured to apply the clock update commands to the clock, store a holdover frequency command to maintain the clock during a failure of the clock update commands, apply the holdover frequency command to the clock responsively to detecting the failure.Type: GrantFiled: February 21, 2023Date of Patent: February 4, 2025Assignee: Mellanox Technologies, LtdInventors: Wojciech Wasko, Dotan David Levi, Natan Manevich, Maciek Machnikowski
-
Publication number: 20250036503Abstract: A method includes presenting, by a processing device, in a user interface of a display device, a set of menu items associated with a plurality of criteria and detecting one or more input signals from one or more selections of the set of menu items. The method includes creating a command that includes one or more criteria corresponding to selected options of the plurality of criteria derived from the one or more input signals. The method includes sending, by the processing device, the command to a network adapter device to trigger a polling operation to be performed that causes internal logic of the network adapter device to sample event data associated with a latency of data packets sent by a hardware process that is specific to the one or more criteria.Type: ApplicationFiled: October 15, 2024Publication date: January 30, 2025Inventors: Natan Manevich, Dotan David Levi, Shay Aisman, Ariel Almog, Ran Avraham Koren
-
Publication number: 20250021130Abstract: In one embodiment, a system including a reference processing device includes a reference hardware clock to maintain a reference clock value, and reference clock synchronization circuitry to discipline the reference hardware clock responsively to a remote clock, which is remote to the system, and a follower processing device including a follower hardware clock to maintain a follower clock value, and follower clock synchronization circuitry to synchronize the follower hardware clock to the reference hardware clock, and provide an indication about the follower clock value to the reference processing device, wherein the reference clock synchronization circuitry is configured to monitor a quality of the synchronization of the follower hardware clock to the reference hardware clock.Type: ApplicationFiled: July 11, 2023Publication date: January 16, 2025Inventors: Natan Manevich, Dotan David Levi, Wojciech Wasko, Maciej Machnikowski
-
Patent number: 12177325Abstract: A communication system includes at least one send queue, containing send queue entries pointing to packets to be transmitted over a network by packet sending circuitry. A clock work queue contains clock queue entries to synchronize sending times of the packets pointed to by the send queue entries. At least one arming queue contains arming queue entries to arm the clock work queue at selected time intervals.Type: GrantFiled: November 30, 2023Date of Patent: December 24, 2024Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Dotan David Levi, Ariel Shahar, Shahaf Shuler, Ariel Almog, Eitan Hirshberg, Natan Manevich
-
Patent number: 12158795Abstract: A device includes a hardware block to perform a hardware process and internal logic coupled between a processing device, which executes instructions, and the hardware block. The internal logic can one of measure execution time or count clock cycles of at least a portion of the hardware process. The internal logic can further, in response to the measured execution time or the counted clock cycles satisfying a predetermined condition, provide data associated with the one of the execution time measurement or the clock cycles count to the processing device, the data being statistically indicative of a latency of data packets sent by the hardware process over a total time the hardware process executes.Type: GrantFiled: December 5, 2022Date of Patent: December 3, 2024Assignee: Mellanox Technologies, Ltd.Inventors: Natan Manevich, Dotan David Levi, Shay Aisman, Ariel Almog, Ran Avraham Koren
-
Publication number: 20240373378Abstract: A system including a device coupled with a link and including a transmitter. The device is to generate a control block for synchronization via a physical layer of the link, the control block including a header portion of bits corresponding to a header indicating the message is a control block and a data portion of bits including synchronization information for synchronizing via the physical layer. The device is further to transmit, via the link, the control block comprising the header portion of bits and the data portion of bits.Type: ApplicationFiled: May 4, 2023Publication date: November 7, 2024Inventors: Natan Manevich, Dotan David Levi, Wojciech Wasko, Ran Ravid, Guy Lederman, Liron Mula, Eitan Zahavi, Peter Paneah
-
Publication number: 20240373379Abstract: A system including an interconnect device coupled with one or more devices where the first device of the one or more devices is to transmit a control block for synchronization via a physical layer of a link coupled to the high-speed interconnect device, the control block comprising a header portion of bits corresponding to a header indicating the block is a control block and a data portion of bits indicating the control block is associated with time synchronization information. The interconnect device is to receive data, parse the data, determine the data is associated with the control block, determine a delay associated with the physical layer transmitting the control block and transmitting a signal responsive to receiving the control block and determining the delay.Type: ApplicationFiled: July 24, 2023Publication date: November 7, 2024Inventors: Natan Manevich, Dotan David Levi, Wojciech Wasko, Liron Mula, Ariel Almog, Bar Shapira, Guy Lederman
-
Publication number: 20240373380Abstract: A system including a device coupled with a link and including a transmitter. The device is to generate a first control block for synchronization via a physical layer of the link, the first control block including a header portion of bits corresponding to a header indicating the block is a control block and a data portion of bits indicating to perform a synchronization handshake. The device is further to transmit, via the link, the first control block comprising the header portion set of bits and the data portion of bit.Type: ApplicationFiled: July 31, 2023Publication date: November 7, 2024Inventors: Natan Manevich, Dotan David Levi, Wojciech Wasko, Eitan Zahavi, Yuval Shpigelman, Guy Lederman, Liron Mula, Omer Shabtai
-
Publication number: 20240372691Abstract: A system includes a device including a transmitter associated with a link coupled to the device. The device is to receive from an application layer of the device, a first bitstream for transmission. The device is to encode the first bitstream into one or more blocks and transmit the one or more data blocks via the link. The device is also to receive a second bitstream to be transmitted. The device is to encode the second bitstream into a control block and transmit the control block via the link. The control block includes a first portion of bits corresponding to a header indicating the control block includes the second bitstream and a second portion of bits including the second bitstream.Type: ApplicationFiled: September 12, 2023Publication date: November 7, 2024Inventors: Natan Manevich, Dotan David Levi, Wojciech Wasko, Maciek Machnikowski
-
Patent number: 12111681Abstract: A network adapter includes a network port for communicating with a communication network, a hardware clock, and circuitry. The circuitry is coupled to receive from the communication network, via the network port, one or more time-protocol packets that convey a network time used for synchronizing network devices in the communication network, to align the hardware clock to the network time conveyed in the time-protocol packets, and to make the network time available to one or more time-service consumers running in a host served by the network adapter.Type: GrantFiled: May 6, 2021Date of Patent: October 8, 2024Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Itai Levy, Dotan David Levi, Nir Nitzani, Natan Manevich, Alex Vaynman, Ariel Almog
-
Patent number: 12101239Abstract: A system includes a device coupled to a processing device. The processing device is to receive a request to execute a plurality of workloads, the request comprising a rate to execute each workload of the plurality of workloads and a parameter value indicating an execution offset. The processing device is further to determine a sequence for executing the plurality of workloads based on receiving the rate and the parameter value, where the sequence is to execute each workload at the respective rate and each workload of the plurality of workloads is executed at a different time based on the parameter value. The processing device is to execute the plurality of workloads in accordance with the sequence upon determining the sequence to execute the plurality of workloads.Type: GrantFiled: February 7, 2023Date of Patent: September 24, 2024Assignee: Mellanox Technologies, Ltd.Inventors: Natan Manevich, Dotan David Levi, Roee Moyal
-
Publication number: 20240311184Abstract: A work descriptor identifying a plurality of workflow tasks to be performed by a hardware device is generated by a host system. The work descriptor corresponds to a performance completion message generated by the hardware device in response to completing performance of the work descriptor. One or more completion indicators are added to the work descriptor. Each of the completion indicators instructs the hardware device to generate one or more additional completion messages during performance of the work descriptor in response to a trigger criterion. The work descriptor is caused to be available to the hardware device for execution.Type: ApplicationFiled: October 26, 2023Publication date: September 19, 2024Inventors: Natan Manevich, Wojciech Wasko, Dotan David Levi, Ariel Shahar, Roee Moyal, Eliel Peretz
-
Publication number: 20240311183Abstract: A work descriptor identifying a plurality of workflow tasks to be performed by a hardware device is generated by a host system. A plurality of timestamp logging tasks are added to the work descriptor. Each of the plurality of timestamp logging tasks corresponds to one of the plurality of workflow tasks and instructs the hardware device to log a timestamp in response to an event associated with a respective workflow task. The work descriptor with the plurality of timestamp logging tasks is stored in a work queue of the host system. The work queue is accessible by the hardware device.Type: ApplicationFiled: October 2, 2023Publication date: September 19, 2024Inventors: Natan Manevich, Ariel Shahar, Wojciech Wasko, Dotan David Levi, Roee Moyal, Eliel Peretz