Patents by Inventor Nathan Egan
Nathan Egan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240113727Abstract: Current steering digital-to-analog converters (DACs) are described. These DACs are suitable for high speed operation. Weight transistors conventionally used in DACs are replaced with resistors, resulting in a lower RC constant. Further, the resistors cause a smaller voltage drop, thus improving the voltage headroom of the DAC. Additionally, the current steering switches are biased in the triode region, as opposed to the saturation region as in conventional designs. Biasing the switches in the triode region results in a smaller drain-source voltage, which further improves the voltage headroom of the DAC. The triode operation further results in a substantially smaller output impedance, which leads to the output voltage being dictated primarily by the output transistor of the current path. Lastly, reset switches are added which reduce data-dependent memory effects that can otherwise produce distortion.Type: ApplicationFiled: May 25, 2023Publication date: April 4, 2024Applicant: MediaTek Inc.Inventor: Nathan Egan
-
Publication number: 20230412184Abstract: Techniques for compensating high-speed digital-to-analog converters (DACs) for static mismatch are described. In ideal circumstances, the current sources of a DAC are identical to each other, leading to a frequency response presenting a relatively flat noise spectrum. In the presence of mismatch, however, the response creates unwanted spurious content, which can negatively affect the DAC's dynamic range. The techniques described herein involve randomized thermometric encoders. First, the direction in which a packet contracts or expands, depending on the value to be encoded, can be randomized. Second, pairs of values in a packet (and/or pairs of values outside the packet) can be swapped with one another in a randomized fashion. Third, the decision of whether to apply randomization or not can itself be randomized. By applying one or more of the randomization techniques described herein, the negative effects of switch timing offset and errors in DC linearity can be mitigated.Type: ApplicationFiled: April 13, 2023Publication date: December 21, 2023Applicant: MEDIATEK Singapore Pte. Ltd.Inventors: Timothy Perrin Fisher-Jeffes, Nathan Egan
-
Patent number: 11728821Abstract: A digital to analog (DAC) circuit that performs least significant bit (LSB) dithering comprises: a first DAC; an auxiliary code generator configured to produce an auxiliary code; an auxiliary DAC configured to receive the auxiliary code and convert the auxiliary code into an analog version of the auxiliary code; and summing circuitry to dither LSBs of the first DAC with the auxiliary code. The auxiliary code generator is configured to update the auxiliary code at a rate less than a sampling rate of the DAC circuit, the auxiliary code has a smaller range than that of a range of binary-weighted LSBs of the main DAC and/or the auxiliary code generator is configured to produce the auxiliary code as a predetermined repeating sequence.Type: GrantFiled: November 18, 2021Date of Patent: August 15, 2023Assignee: MEDIATEK Singapore Pte. Ltd.Inventors: Boyi Zheng, Nathan Egan, Stacy Ho, Gerhard Mitteregger
-
Publication number: 20220271771Abstract: A digital to analog (DAC) circuit that performs least significant bit (LSB) dithering comprises: a first DAC; an auxiliary code generator configured to produce an auxiliary code; an auxiliary DAC configured to receive the auxiliary code and convert the auxiliary code into an analog version of the auxiliary code; and summing circuitry to dither LSBs of the first DAC with the auxiliary code. The auxiliary code generator is configured to update the auxiliary code at a rate less than a sampling rate of the DAC circuit, the auxiliary code has a smaller range than that of a range of binary-weighted LSBs of the main DAC and/or the auxiliary code generator is configured to produce the auxiliary code as a predetermined repeating sequence.Type: ApplicationFiled: November 18, 2021Publication date: August 25, 2022Applicant: MediaTek Singapore Pte. Ltd.Inventors: Boyi Zheng, Nathan Egan, Stacy Ho, Gerhard Mitteregger
-
Patent number: 10855306Abstract: A digital-to-analog converter (DAC) capable of operating in radio frequency (RF) with linear output, low distortion, low power consumption, and input data independence. The DAC includes switch drivers and output switches driven by the switch drivers. The switch drivers include pairs of outputs, and positive feedback circuitries coupled between respective pairs of outputs. The output switches are arranged between a first current source configured to push current to the DAC's outputs and a second current source configured to pull current from the DAC's outputs. Different output switches are configured to push current to and pull current from the DAC's outputs in accordance with rising edges and falling edges, respectively.Type: GrantFiled: August 6, 2019Date of Patent: December 1, 2020Assignee: MEDIATEK Singapore Pte. Ltd.Inventor: Nathan Egan
-
Publication number: 20200076446Abstract: A digital-to-analog converter (DAC) capable of operating in radio frequency (RF) with linear output, low distortion, low power consumption, and input data independence. The DAC includes switch drivers and output switches driven by the switch drivers. The switch drivers include pairs of outputs, and positive feedback circuitries coupled between respective pairs of outputs. The output switches are arranged between a first current source configured to push current to the DAC's outputs and a second current source configured to pull current from the DAC's outputs. Different output switches are configured to push current to and pull current from the DAC's outputs in accordance with rising edges and falling edges, respectively.Type: ApplicationFiled: August 6, 2019Publication date: March 5, 2020Applicant: MEDIATEK Singapore Pte. Ltd.Inventor: Nathan Egan
-
Patent number: 10075181Abstract: According to at least one aspect, a delta sigma modulator circuit is provided. The delta sigma modulator circuit includes a first signal processor circuit configured to receive an input signal and a feedback signal and generate a processed signal using the input signal and the feedback signal, a quantizer configured to generate a digital code using the processed signal, a second signal processor circuit configured to receive the digital code, segment the digital code to form a segmented digital code that is smaller in size than the digital code, and generate a rotated digital code using the segmented digital code at least in part by rotating the segmented digital code to compensate for an excess loop delay in the circuit, and an digital-to-analog converter (DAC) configured to receive the rotated digital code and generate the feedback signal using the rotated digital code.Type: GrantFiled: September 13, 2017Date of Patent: September 11, 2018Assignee: MediaTek Inc.Inventors: Sheng-Jui Huang, Nathan Egan, Divya Kesharwani, Michael A. Ashburn, Jr., Frank Op 't Eynde
-
Publication number: 20180006661Abstract: According to at least one aspect, a delta sigma modulator circuit is provided. The delta sigma modulator circuit includes a first signal processor circuit configured to receive an input signal and a feedback signal and generate a processed signal using the input signal and the feedback signal, a quantizer configured to generate a digital code using the processed signal, a second signal processor circuit configured to receive the digital code, segment the digital code to form a segmented digital code that is smaller in size than the digital code, and generate a rotated digital code using the segmented digital code at least in part by rotating the segmented digital code to compensate for an excess loop delay in the circuit, and an digital-to-analog converter (DAC) configured to receive the rotated digital code and generate the feedback signal using the rotated digital code.Type: ApplicationFiled: September 13, 2017Publication date: January 4, 2018Inventors: Sheng-Jui Huang, Nathan Egan, Divya Kesharwani, Michael A. Ashburn, JR., Frank Op 't Eynde
-
Publication number: 20170194984Abstract: A continuous-time sigma-delta modulator includes a VCO-based quantizer, a rotator, a truncation circuit and a digital-to-analog converter (DAC). The VCO-based quantizer is arranged to generate a thermometer code based on an input signal and a feedback signal. The rotator is coupled to the VCO-based quantizer, and is arranged to generate a phase-shifted thermometer code based on the thermometer code and a phase shift, and generate a rearranged thermometer code based on the phase-shifted thermometer code to comply with a specific pattern. The truncation circuit is coupled to the rotator, and is arranged to extract a most significant bit (MSB) part from the rearranged thermometer code. The DAC is coupled to the truncation circuit, and is arranged to generate the feedback signal according to at least the MSB part. Two alternative continuous-time sigma-delta modulators are also disclosed.Type: ApplicationFiled: March 17, 2017Publication date: July 6, 2017Inventors: Sheng-Jui Huang, Michael A. Ashburn, JR., Divya Kesharwani, Nathan Egan
-
Patent number: 9634687Abstract: A continuous-time sigma-delta modulator includes a VCO-based quantizer, a rotator, a truncation circuit and a digital-to-analog converter (DAC). The VCO-based quantizer is arranged to generate a thermometer code based on an input signal and a feedback signal. The rotator is coupled to the VCO-based quantizer, and is arranged to generate a phase-shifted thermometer code based on the thermometer code and a phase shift, and generate a rearranged thermometer code based on the phase-shifted thermometer code to comply with a specific pattern. The truncation circuit is coupled to the rotator, and is arranged to extract a most significant bit (MSB) part from the rearranged thermometer code. The DAC is coupled to the truncation circuit, and is arranged to generate the feedback signal according to at least the MSB part. Two alternative continuous-time sigma-delta modulators are also disclosed.Type: GrantFiled: March 14, 2016Date of Patent: April 25, 2017Assignee: MEDIATEK INC.Inventors: Sheng-Jui Huang, Michael A. Ashburn, Jr., Divya Kesharwani, Nathan Egan
-
Patent number: 9584146Abstract: Systems and methods for measuring and compensating a DC-transfer characteristic of analog-to-digital converters are described. A test-signal generator comprising a sigma-delta modulator may provide calibration signals to an ADC. An output from the ADC may be filtered with a notch filter to suppress quantization noise at discrete frequencies introduced by the sigma-delta modulator. The resulting filtered signal may be compared against an input digital signal to the test-signal generator to determine a transfer characteristic of the ADC.Type: GrantFiled: October 19, 2015Date of Patent: February 28, 2017Assignee: MediaTek Inc.Inventors: Frank Op 't Eynde, Nathan Egan, Khurram Muhammad, Tien-Yu Lo, Chi-Lun Lo, Michael A. Ashburn
-
Publication number: 20160365870Abstract: A continuous-time sigma-delta modulator includes a VCO-based quantizer, a rotator, a truncation circuit and a digital-to-analog converter (DAC). The VCO-based quantizer is arranged to generate a thermometer code based on an input signal and a feedback signal. The rotator is coupled to the VCO-based quantizer, and is arranged to generate a phase-shifted thermometer code based on the thermometer code and a phase shift, and generate a rearranged thermometer code based on the phase-shifted thermometer code to comply with a specific pattern. The truncation circuit is coupled to the rotator, and is arranged to extract a most significant bit (MSB) part from the rearranged thermometer code. The DAC is coupled to the truncation circuit, and is arranged to generate the feedback signal according to at least the MSB part. Two alternative continuous-time sigma-delta modulators are also disclosed.Type: ApplicationFiled: March 14, 2016Publication date: December 15, 2016Inventors: Sheng-Jui Huang, Michael A. Ashburn, JR., Divya Kesharwani, Nathan Egan
-
Publication number: 20160211861Abstract: Systems and methods for measuring and compensating a DC-transfer characteristic of analog-to-digital converters are described. A test-signal generator comprising a sigma-delta modulator may provide calibration signals to an ADC. An output from the ADC may be filtered with a notch filter to suppress quantization noise at discrete frequencies introduced by the sigma-delta modulator. The resulting filtered signal may be compared against an input digital signal to the test-signal generator to determine a transfer characteristic of the ADC.Type: ApplicationFiled: October 19, 2015Publication date: July 21, 2016Applicant: MediaTek Inc.Inventors: Frank Op 't Eynde, Nathan Egan, Khurram Muhammad, Tien-Yu Lo, Chi-Lun Lo, Michael A. Ashburn