Patents by Inventor Naveen Bolisetty
Naveen Bolisetty has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953973Abstract: In some implementations, a memory device may detect a first read failure associated with a page type and a memory section of the memory device. The memory device may perform multiple read recovery operations in a first order defined by a first sequence of read recovery operations. The memory device may identify a read recovery operation that results in successful recovery from the first read failure. The memory device may reorder the first sequence of read recovery operations to generate a second sequence of read recovery operations that prioritizes the read recovery operation. The memory device may detect a second read failure associated with the page type and the memory section. The memory device may perform one or more read recovery operations to recover from the second read failure in a second order defined by the second sequence of read recovery operations.Type: GrantFiled: June 29, 2022Date of Patent: April 9, 2024Assignee: Micron Technology, Inc.Inventors: Naveen Bolisetty, Tingjun Xie
-
Patent number: 11934676Abstract: A method is described, which includes receiving, by a memory subsystem controller from a host system, a host read memory command that references a set of logical block addresses associated with a set of transfer units of a memory device. The controller converts the set of logical block addresses to a set of physical block addresses for the set of transfer units; generates a set of device read memory commands based on the physical block addresses, wherein each device read memory command references at least one physical block address; and generates a first aggregated device read memory command based on a first device read memory command and a second read memory command in response to determining that the first device read memory command is associated with the second device read memory command. The controller thereafter transmits the first aggregated device read memory command to the memory device.Type: GrantFiled: October 1, 2021Date of Patent: March 19, 2024Assignee: MICRON TECHNOLOGY, INC.Inventors: Naveen Bolisetty, Peng Fei, Yiran Liu, Shakeel Bukhari
-
Publication number: 20240069806Abstract: A system and method for managing data compaction in zones in memory devices. An example method includes receiving, by a processor of a memory device, receiving, by a processing device, a write command; identifying a zoned namespace (ZNS) zone specified with the write command; selecting a first subset of memory pages of a first management unit that is configured to store a first number of bits per memory cell, wherein the first management unit is associated with the ZNS zone; accessing a capacity counter associated with the ZNS zone that reflects an amount of data currently stored to the ZNS zone; and responsive to determining that the capacity counter satisfies a threshold criterion, causing the memory device to copy the data associated with the ZNS zone from the first subset of memory pages to a second subset of memory pages of a second management unit of the memory device.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventor: Naveen Bolisetty
-
Publication number: 20230393918Abstract: In some implementations, a memory device may detect a first read failure associated with a page type and a memory section of the memory device. The memory device may perform multiple read recovery operations in a first order defined by a first sequence of read recovery operations. The memory device may identify a read recovery operation that results in successful recovery from the first read failure. The memory device may reorder the first sequence of read recovery operations to generate a second sequence of read recovery operations that prioritizes the read recovery operation. The memory device may detect a second read failure associated with the page type and the memory section. The memory device may perform one or more read recovery operations to recover from the second read failure in a second order defined by the second sequence of read recovery operations.Type: ApplicationFiled: June 29, 2022Publication date: December 7, 2023Inventors: Naveen BOLISETTY, Tingjun XIE
-
Patent number: 11836076Abstract: A system includes a memory device, and a processing device, operatively coupled to the memory device, to perform operations including storing, on a volatile memory device, logical-to-physical (L2P) mapping data corresponding to sequentially written data, determining whether an L2P update criterion is satisfied, and in response to determining that the L2P update criterion is satisfied, updating an L2P mapping data structure based on the L2P mapping data. The L2P mapping data structure maintains an initial logical translation unit (LTU) of the sequentially written data, and a length of the sequentially written data from the initial LTU.Type: GrantFiled: February 3, 2023Date of Patent: December 5, 2023Assignee: Micron Technology, Inc.Inventor: Naveen Bolisetty
-
Publication number: 20230214298Abstract: An error associated with host data written to a page of a storage area of a memory sub-system is detected. A determination is made that parity data corresponding to the host data is stored in a cache memory of the memory sub-system. A data recovery operation is performed based on the parity data stored in the cache memory.Type: ApplicationFiled: March 15, 2023Publication date: July 6, 2023Inventors: Amit Bhardwaj, Naveen Bolisetty, Suman Kumari
-
Publication number: 20230185712Abstract: A system includes a memory device, and a processing device, operatively coupled to the memory device, to perform operations including storing, on a volatile memory device, logical-to-physical (L2P) mapping data corresponding to sequentially written data, determining whether an L2P update criterion is satisfied, and in response to determining that the L2P update criterion is satisfied, updating an L2P mapping data structure based on the L2P mapping data. The L2P mapping data structure maintains an initial logical translation unit (LTU) of the sequentially written data, and a length of the sequentially written data from the initial LTU.Type: ApplicationFiled: February 3, 2023Publication date: June 15, 2023Inventor: Naveen Bolisetty
-
Patent number: 11630725Abstract: Host data is written to a set of pages of a page stripe of a storage area of a memory sub-system. A set of exclusive or (XOR) parity values corresponding to the host data written to a portion of the set of pages of the storage area is generated. An additional XOR parity value is generated by executing an XOR operation using the set of XOR parity values. Parity data including the set of XOR parity values and the additional XOR parity value is stored in a cache memory of the memory sub-system. The parity data is written to an available page stripe of the storage area.Type: GrantFiled: March 30, 2020Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Amit Bhardwaj, Naveen Bolisetty, Suman Kumari
-
Patent number: 11615020Abstract: A system includes a memory device, and a processing device, operatively coupled to the memory device, to perform operations including receiving a request to sequentially write data to a block of a memory device, in response to receiving the request, writing the data to the block to obtain sequentially written data, initiating accumulation of logical-to-physical (L2P) mapping data corresponding to the sequentially written data, determining that a criterion for terminating the accumulation of the L2P mapping data is satisfied, in response to determining that the criterion is satisfied, terminating the accumulation of the L2P mapping data to obtain accumulated L2P mapping data, and updating an L2P mapping data structure based on the accumulated L2P mapping data.Type: GrantFiled: September 28, 2021Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventor: Naveen Bolisetty
-
Publication number: 20230048104Abstract: A system includes a memory device, and a processing device, operatively coupled to the memory device, to perform operations including receiving a request to sequentially write data to a block of a memory device, in response to receiving the request, writing the data to the block to obtain sequentially written data, initiating accumulation of logical-to-physical (L2P) mapping data corresponding to the sequentially written data, determining that a criterion for terminating the accumulation of the L2P mapping data is satisfied, in response to determining that the criterion is satisfied, terminating the accumulation of the L2P mapping data to obtain accumulated L2P mapping data, and updating an L2P mapping data structure based on the accumulated L2P mapping data.Type: ApplicationFiled: September 28, 2021Publication date: February 16, 2023Inventor: Naveen Bolisetty
-
Publication number: 20230025508Abstract: A method is described, which includes receiving, by a memory subsystem controller from a host system, a host read memory command that references a set of logical block addresses associated with a set of transfer units of a memory device. The controller converts the set of logical block addresses to a set of physical block addresses for the set of transfer units; generates a set of device read memory commands based on the physical block addresses, wherein each device read memory command references at least one physical block address; and generates a first aggregated device read memory command based on a first device read memory command and a second read memory command in response to determining that the first device read memory command is associated with the second device read memory command. The controller thereafter transmits the first aggregated device read memory command to the memory device.Type: ApplicationFiled: October 1, 2021Publication date: January 26, 2023Inventors: Naveen Bolisetty, Peng Fei, Yiran Liu, Shakeel Bukhari
-
Patent number: 11487609Abstract: A system includes a memory device including a first unit, and a processing device, operatively coupled to the memory device, to perform operations including identifying a set of parity data on a volatile memory, determining whether the set of parity data satisfies a condition pertaining to a size of the set of parity data, and responsive to determining that the set of parity data does not satisfy the condition, appending parity data to the set of parity data. The parity data is generated based on a set of host data written on the first unit.Type: GrantFiled: July 14, 2021Date of Patent: November 1, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Naveen Bolisetty, Rajeshwar Kailash
-
Publication number: 20210342219Abstract: A system includes a memory device including a first unit, and a processing device, operatively coupled to the memory device, to perform operations including identifying a set of parity data on a volatile memory, determining whether the set of parity data satisfies a condition pertaining to a size of the set of parity data, and responsive to determining that the set of parity data does not satisfy the condition, appending parity data to the set of parity data. The parity data is generated based on a set of host data written on the first unit.Type: ApplicationFiled: July 14, 2021Publication date: November 4, 2021Inventors: Naveen Bolisetty, Rajeshwar Kailash
-
Patent number: 11099929Abstract: A plurality of write operations is performed to write a set of host data on a first unit of a memory sub-system. A set of parity data is generated based on the host data. Whether the set of parity data satisfies a size condition is determined. If it is determined that the set of parity data satisfies the size condition, the set of parity data is stored on a second unit of the memory sub-system.Type: GrantFiled: December 17, 2019Date of Patent: August 24, 2021Assignee: Micron Technology, Inc.Inventors: Naveen Bolisetty, Rajeshwar Kailash
-
Publication number: 20210191808Abstract: Host data is written to a set of pages of a page stripe of a storage area of a memory sub-system. A set of exclusive or (XOR) parity values corresponding to the host data written to a portion of the set of pages of the storage area is generated. An additional XOR parity value is generated by executing an XOR operation using the set of XOR parity values. Parity data including the set of XOR parity values and the additional XOR parity value is stored in a cache memory of the memory sub-system. The parity data is written to an available page stripe of the storage area.Type: ApplicationFiled: March 30, 2020Publication date: June 24, 2021Inventors: Amit Bhardwaj, Naveen Bolisetty, Suman Kumari
-
Publication number: 20210182143Abstract: A plurality of write operations is performed to write a set of host data on a first unit of a memory sub-system. A set of parity data is generated based on the host data. Whether the set of parity data satisfies a size condition is determined. If it is determined that the set of parity data satisfies the size condition, the set of parity data is stored on a second unit of the memory sub-system.Type: ApplicationFiled: December 17, 2019Publication date: June 17, 2021Inventors: Naveen Bolisetty, Rajeshwar Kailash