Patents by Inventor Naveen KAUSHIK
Naveen KAUSHIK has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240079059Abstract: Apparatus and methods are disclosed, including transistors, semiconductor devices and systems. Example semiconductor devices and methods include isolation trenches between transistors that include a floating liner. Floating liner examples enable trench widths that scale smaller than trenches that do not include floating liners. This allows increases in device density without sacrificing electronic properties of devise shown.Type: ApplicationFiled: August 28, 2023Publication date: March 7, 2024Inventors: Uma Sharma, Salil Shashikant Mujumdar, Mandar Suresh Bhoir, Naveen Kaushik, Sai Srinivasa Krishna Anand Varanasi
-
Publication number: 20230276624Abstract: An electronic device comprises a stack comprising tiers of alternating conductive structures and insulative structures, and pillars vertically extending through the stack. The pillars comprise a tunnel dielectric material, a channel material, and an insulative material substantially surrounded by the channel material. The electronic device comprises a memory material horizontally adjacent to the conductive structures without being horizontally adjacent to the insulative structures. Related memory devices, systems, and methods of forming the electronic devices are also described.Type: ApplicationFiled: February 28, 2022Publication date: August 31, 2023Inventors: Pankaj Sharma, Naveen Kaushik, Sidhartha Gupta
-
Publication number: 20230268419Abstract: A variety of applications can include apparatus having a transistor comprising a modified channel region to address sub-surface leakage issues of the transistor. A dielectric region can be structured to extend from a channel structure of the transistor downward into the substrate for the transistor, with the dielectric region disposed between the source of the transistor and the drain of the transistor to reduce leakage current paths between the source and the drain. The dielectric region can be structured with only dielectric material or with crystalline semiconductor material surrounded by dielectric material.Type: ApplicationFiled: July 27, 2022Publication date: August 24, 2023Inventors: Haitao Liu, Naveen Kaushik, Chittoor Ranganathan Parthasarathy, Deepak Chandra Pandey
-
Patent number: 11728263Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: GrantFiled: February 25, 2022Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Publication number: 20230223434Abstract: An apparatus includes lightly doped drain regions vertically extending into a semiconductor substrate. A channel region is horizontally interposed between the lightly doped drain regions, and source/drain regions vertically extend into the lightly doped drain regions. Breakdown-enhancement implant intrusion regions are within the lightly doped drain regions and are horizontally interposed between the channel region and the source/drain regions. The breakdown enhancement implant regions have a different chemical species than the lightly doped drain regions and have upper boundaries vertically underlying upper boundaries of the lightly doped drain regions. The apparatus also has a gate structure vertically overlying the channel regions and it is horizontally interposed between the breakdown-enhancement implant regions. Memory devices, electronic systems, and methods of forming microelectronic devices are also described.Type: ApplicationFiled: January 13, 2022Publication date: July 13, 2023Inventors: Gaurav Musalgaonkar, Naveen Kaushik, Sonam Jain, Haitao Liu, Chittoor Ranganathan Parthasarathy
-
Publication number: 20230187346Abstract: A method of forming a microelectronic device comprises forming a stack structure comprising vertically alternating insulating structures and conductive structures arranged in tiers. Each of the tiers individually comprises one of the insulating structures and one of the conductive structures. A sacrificial material is formed over the stack structure and pillar structures are formed to extend vertically through the stack structure and the sacrificial material. The method comprises forming conductive plug structures within upper portions of the pillar structures, forming slots extending vertically through the stack structure and the sacrificial material, at least partially removing the sacrificial material to form openings horizontally interposed between the conductive plug structures, and forming a low-K dielectric material within the openings. Microelectronic devices, memory devices, and electronic systems are also described.Type: ApplicationFiled: February 6, 2023Publication date: June 15, 2023Inventors: Naveen Kaushik, Sidhartha Gupta, Pankaj Sharma, Haitao Liu
-
Patent number: 11605588Abstract: Some embodiments include apparatuses and methods of forming the apparatuses.Type: GrantFiled: December 20, 2019Date of Patent: March 14, 2023Assignee: Micron Technology, Inc.Inventors: Violante Moschiano, Paolo Tessariol, Aaron Yip, Naveen Kaushik
-
Patent number: 11605589Abstract: A method of forming a microelectronic device comprises forming a stack structure comprising vertically alternating insulating structures and conductive structures arranged in tiers. Each of the tiers individually comprises one of the insulating structures and one of the conductive structures. A sacrificial material is formed over the stack structure and pillar structures are formed to extend vertically through the stack structure and the sacrificial material. The method comprises forming conductive plug structures within upper portions of the pillar structures, forming slots extending vertically through the stack structure and the sacrificial material, at least partially removing the sacrificial material to form openings horizontally interposed between the conductive plug structures, and forming a low-K dielectric material within the openings. Microelectronic devices, memory devices, and electronic systems are also described.Type: GrantFiled: January 28, 2021Date of Patent: March 14, 2023Assignee: Micron Technology, Inc.Inventors: Naveen Kaushik, Sidhartha Gupta, Pankaj Sharma, Haitao Liu
-
Publication number: 20230039621Abstract: A method used in forming a memory array comprises forming a stack comprising vertically-alternating insulative tiers and conductive tiers. Channel-material strings of memory-cell strings extend through the insulative and conductive tiers. Conductive vias are formed above and individually electrically coupled to individual of the channel-material strings. Insulating material is laterally-between immediately-adjacent of the conductive vias. At least some of the insulating material is vertically removed to form an upwardly-open void-space that is circumferentially about multiple of the conductive vias. Insulative material is formed laterally-between the immediately-adjacent conductive vias to form a covered void-space from the upwardly-open void-space. Digitlines are formed above that are individually electrically coupled to a plurality of individual of the conductive vias there-below. Other embodiments, including structure independent of method, are disclosed.Type: ApplicationFiled: August 5, 2021Publication date: February 9, 2023Applicant: Micron Technology, Inc.Inventors: Sidhartha Gupta, Naveen Kaushik, Pankaj Sharma
-
Publication number: 20230033803Abstract: An electronic device comprising multilevel bitlines comprising first bitlines and second bitlines. The first bitlines and the second bitlines are positioned at different levels. Pillar contacts are electrically connected to the first bitlines and to the second bitlines. Level 1 contacts are electrically connected to the first bitlines and level 2 contacts are electrically connected to the second bitlines. A liner is between the first bitlines and the level 2 contacts. Each bitline of the first bitlines is electrically connected to a single pillar contact in a subblock adjacent to the level 1 contacts and each bitline of the second bitlines is electrically connected to a single pillar contact adjacent to the level 2 contacts. Methods of forming an electronic device and related systems are also disclosed.Type: ApplicationFiled: July 27, 2021Publication date: February 2, 2023Inventors: Yoshiaki Fukuzumi, Harsh Narendrakumar Jain, Naveen Kaushik, Adam L. Olson, Richard J. Hill, Lars P. Heineck
-
Publication number: 20230032177Abstract: An electronic device comprising multilevel bitlines, pillar contacts, level 1 contacts, and level 2 contacts. The multilevel bitlines comprise first bitlines and second bitlines, with the first bitlines and second bitlines positioned at different levels. The pillar contacts are electrically connected to the first bitlines and to the second bitlines, the level 1 contacts are electrically connected to the first bitlines, and the level 2 contacts are electrically connected to the second bitlines. Each bitline of the first bitlines is electrically connected to a single pillar contact adjacent to the level 1 contacts and each bitline of the second bitlines is electrically connected to a single pillar contact adjacent to the level 2 contacts. Additional electronic devices are disclosed, as are methods of forming an electronic device and related systems.Type: ApplicationFiled: July 27, 2021Publication date: February 2, 2023Inventors: Harsh Narendrakumar Jain, Adam L. Olson, Yoshiaki Fukuzumi, Naveen Kaushik, Richard J. Hill, Lars P. Heineck
-
Publication number: 20220384242Abstract: A method of forming an apparatus includes forming pillar structures extending vertically through a first isolation material, forming conductive lines operatively coupled to the pillar structures, forming dielectric structures overlying the conductive lines, and forming air gaps between neighboring conductive lines. The air gaps are laterally adjacent to the conductive lines with a portion of the air gaps extending above a plane of an upper surface of the laterally adjacent conductive lines and a portion of the air gaps extending below a plane of a lower surface of the laterally adjacent conductive lines. Apparatuses, memory devices, methods of forming a memory device, and electronic systems are also disclosed.Type: ApplicationFiled: August 8, 2022Publication date: December 1, 2022Inventors: Sidhartha Gupta, David Ross Economy, Richard J. Hill, Kyle A. Ritter, Naveen Kaushik
-
Patent number: 11515311Abstract: Systems, apparatuses, and methods related to semiconductor structure formation are described. An example apparatus includes a first trench and a second trench formed in a semiconductor substrate material, where the first and second trenches are adjacent and separated by the semiconductor substrate material. The apparatus includes a metallic material formed to a first height in the first trench that is less than, relative to the semiconductor substrate material, a second height of the metallic material formed in the second trench and a polysilicon material formed over the metallic material in the first trench to a first depth greater than, relative to the semiconductor substrate material, a second depth of the polysilicon material formed over the metallic material in the second trench. The greater first depth of the polysilicon material formed in the first trench reduces transfer of charge by way of the metallic material in the first trench.Type: GrantFiled: December 12, 2019Date of Patent: November 29, 2022Assignee: Micron Technology, Inc.Inventors: Venkata Naveen Kumar Neelapala, Deepak Chandra Pandey, Naveen Kaushik
-
Patent number: 11456208Abstract: A method of forming an apparatus includes forming pillar structures extending vertically through a first isolation material, forming conductive lines operatively coupled to the pillar structures, forming dielectric structures overlying the conductive lines, and forming air gaps between neighboring conductive lines. The air gaps are laterally adjacent to the conductive lines with a portion of the air gaps extending above a plane of an upper surface of the laterally adjacent conductive lines and a portion of the air gaps extending below a plane of a lower surface of the laterally adjacent conductive lines. Apparatuses, memory devices, methods of forming a memory device, and electronic systems are also disclosed.Type: GrantFiled: August 11, 2020Date of Patent: September 27, 2022Assignee: Micron Technology, Inc.Inventors: Sidhartha Gupta, David Ross Economy, Richard J. Hill, Kyle A. Ritter, Naveen Kaushik
-
Publication number: 20220238548Abstract: A microelectronic device includes a stack structure comprising a vertically alternating sequence of insulative and conductive structures arranged in tiers. At least one pillar, comprising a channel material, extends through the stack structure. A source region, below the stack structure, comprises a doped material with vertical extensions that protrude to an interface with the channel material at an elevation proximate at least one source-side GIDL region. Slit structures extend through the stack structure to divide the structure into blocks of pillar arrays. A series of spaced, discrete pedestal structures are included along a base of the slit structures. Forming the microelectronic device structure may include forming a lateral opening through cell materials of the pillar, vertically recessing the channel material, and laterally recessing other material(s) of the pillar before forming the doped material in the broadened recesses.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Inventors: Haitao Liu, Litao Yang, Albert Fayrushin, Naveen Kaushik, Jian Li, Collin Howder
-
Publication number: 20220238546Abstract: Some embodiments include an integrated assembly having a channel-material-pillar extending vertically through a stack of alternating conductive levels and insulative levels. The channel-material-pillar includes a first semiconductor material. A second semiconductor material is directly against an upper region of the channel-material-pillar. The second semiconductor material has a higher dopant concentration than the first semiconductor material and joins to the first semiconductor along an abrupt interfacial region such that there is little to no mixing of dopant from the second semiconductor material into the first semiconductor material. Some embodiments include methods of forming integrated assemblies.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Applicant: Micron Technology, Inc.Inventors: Sidhartha Gupta, Naveen Kaushik, Pankaj Sharma, Kyle A. Ritter
-
Publication number: 20220238431Abstract: A method of forming a microelectronic device comprises forming a stack structure comprising vertically alternating insulating structures and conductive structures arranged in tiers. Each of the tiers individually comprises one of the insulating structures and one of the conductive structures. A sacrificial material is formed over the stack structure and pillar structures are formed to extend vertically through the stack structure and the sacrificial material. The method comprises forming conductive plug structures within upper portions of the pillar structures, forming slots extending vertically through the stack structure and the sacrificial material, at least partially removing the sacrificial material to form openings horizontally interposed between the conductive plug structures, and forming a low-K dielectric material within the openings. Microelectronic devices, memory devices, and electronic systems are also described.Type: ApplicationFiled: January 28, 2021Publication date: July 28, 2022Inventors: Naveen Kaushik, Sidhartha Gupta, Pankaj Sharma, Haitao Liu
-
Publication number: 20220181254Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: ApplicationFiled: February 25, 2022Publication date: June 9, 2022Applicant: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Patent number: 11302628Abstract: Some embodiments include an assembly having channel-material-structures, and having memory cells along the channel-material-structures. The memory cells include charge-storage-material. Linear-conductive-structures are vertically offset from the channel-material-structures and are electrically coupled with the channel-material-structures. Intervening regions are between the linear-conductive-structures. Conductive-shield-structures are within the intervening regions. The conductive-shield-structures are electrically coupled with a reference-voltage-source.Type: GrantFiled: July 9, 2020Date of Patent: April 12, 2022Assignee: Micron Technology, Inc.Inventors: Naveen Kaushik, Yoshihiko Kamata, Richard J. Hill, Kyle A. Ritter, Tomoko Ogura Iwasaki, Haitao Liu
-
Publication number: 20220068796Abstract: Memory devices can be structured in a three-dimensional arrangement using a circuit under array (CUA) architecture. The memory array of such a memory device can include memory cells disposed in vertically arranged tiers. With the memory array extending over a substrate, the CUA region under the memory array can include control circuitry for the memory array. A space adjacent the memory array and disposed above the CUA region can include a dielectric material and conductive structures, with the conductive structures extending vertically in the dielectric material and alongside the memory array. The conductive structures separated by the dielectric material can be used as a capacitor coupled between nodes with the nodes configured to provide different voltages. This capacitor can be coupled to a circuit or a connection node below the level of the memory array.Type: ApplicationFiled: August 30, 2021Publication date: March 3, 2022Inventors: Xiaojiang Guo, Naveen Kaushik, Shuai Xu, June Lee