Patents by Inventor Nevil Gajera
Nevil Gajera has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11962327Abstract: Provided is a memory system comprising a plurality of memory components; and a controller in communication with the plurality of memory components and configured to perform error correction code (ECC) decoding on a received word read from the plurality of memory components. The ECC decoding is configured to (i) detect one or more random errors in a portion of the received word, the portion corresponding to one of the components within the plurality, and (ii) correct the detected random errors; and when the correcting of the detected random errors fails, iteratively marking symbols in the remaining portions of the received word as erasures.Type: GrantFiled: August 26, 2022Date of Patent: April 16, 2024Assignee: Micron Technology, Inc.Inventors: Joseph M. McCrate, Nevil Gajera, Mohammed Ebrahim Hargan
-
Patent number: 11923007Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: GrantFiled: October 26, 2022Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera
-
Publication number: 20230236934Abstract: Provided is a memory system including a plurality of memory submodules and a controller. Each submodule comprises a plurality of memory channels, each channel having a parity bit and a redundant array of independent devices (RAID) parity channel. The controller is configured to receive a block of data for storage in the plurality of memory submodules and determine whether a level of data traffic demand for a first of the plurality of submodules is high or low. When the data traffic demand is low, (i) writing a portion of the block of data in the first of the plurality of submodules and (ii) concurrently updating the parity bit and the RAID parity channel associated with the block of data. When the data traffic demand is high, (i) only writing the portion of the block of data in the first of the plurality of submodules and (ii) deferring updating of the parity bits and the RAID parity channel associated with the block of data.Type: ApplicationFiled: August 24, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Lingming Yang, Amitava Majumdar, Sandeep Krishna Thirumala, Nevil Gajera
-
Publication number: 20230238049Abstract: Provided is a memory system including a memory module bank comprising a plurality of memory cell arrays, each memory cell array comprising a plurality of memory cells arranged in wordlines and bitlines and a memory controller configured to receive from a central processing unit (CPU) a data byte to be stored in a wordline of the memory module bank. Also included is a logical-to-physical address mapping block (L2P AMB) configured to map a logical bitline address of the data byte to a physical bitline address of a first memory cell array of the plurality of memory cell arrays, wherein a plurality of logical bitline addresses of the data byte are shuffled to different physical bitline memory addresses of the first memory cell array. Each respective memory cell array of the plurality stores a respective bit value, corresponding to a common logical bitline address, to a different respective physical bitline in each different respective memory cell array of the plurality.Type: ApplicationFiled: June 20, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Sandeep Krishna Thirumala, Amitava Majumdar, Lingming Yang, Nevil Gajera
-
Publication number: 20230236933Abstract: Systems, apparatuses, and methods can include a multi-stage cache for providing high reliability, availability, and serviceability (RAS). The multi-stage cache memory comprises a shadow DRAM, which is provided on a volatile main memory module, coupled to a memory controller cache, which is provided on a memory controller. During a first write operation, the memory controller writes data with a strong error correcting code (ECC) from the memory controller cache to the shadow DRAM without writing a RAID (Redundant Arrays of Inexpensive Disks) parity data. During a second write operation, the memory controller writes the data with the strong ECC and writes the RAID parity data from the shadow DRAM to a memory device provided on the volatile main memory module.Type: ApplicationFiled: January 18, 2023Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Sandeep Krishna THIRUMALA, Lingming YANG, Amitava MAJUMDAR, Nevil GAJERA
-
Publication number: 20230236931Abstract: Provided is a memory system comprising a plurality of memory channels each having a parity bit, a redundant array of independent devices (RAID) parity channel, and a controller of the memory system. The controller is configured to receive a block of data for storage in the memory channels and determine at least one of (i) when a data traffic demand on the memory channels is high and (ii) when a data traffic demand on the memory channels is low. Upon determining the data traffic demand is low, writing the block of data for storage in the memory channels and concurrently updating the parity bits and the RAID parity channel for the stored block of data. Upon determining the data traffic demand is high, only writing the data for storage in the memory channels.Type: ApplicationFiled: August 24, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Lingming Yang, Amitava Majumdar, Sandeep Krishna Thirumala, Nevil Gajera
-
Patent number: 11705197Abstract: Methods, systems, and devices for a modified write voltage for memory devices are described. In an example, the memory device may determine a first set of memory cells to be switched from a first logic state (e.g., a SET state) to a second logic state (e.g., a RESET state) based on a received write command. The memory device may perform a read operation to determine a subset of the first set of memory cells (e.g., a second set of memory cells) having a conductance threshold satisfying a criteria based on a predicted drift of the memory cells. The memory device may apply a RESET pulse to each of the memory cells within the first set of memory cells, where the RESET pulse applied to the second set of memory cells is modified to decrease voltage threshold drift in the RESET state.Type: GrantFiled: October 14, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Sandeepan Dasgupta, Sanjay Rangan, Koushik Banerjee, Nevil Gajera, Mase J. Taub, Kiran Pangal
-
Publication number: 20230223961Abstract: Provided is a memory system comprising an error correction code (ECC) decoder configured to receive data from a memory. The ECC decoder includes a syndrome generator configured to calculate at least one of syndrome vector and an erasure value, the calculation being devoid of erasure location information and an error-location polynomial generator configured to determine error location and error/erasure value polynomials responsive to syndrome and erasure calculation values output from the syndrome generator. An error value generator confirms error values at one or more known error locations based upon the determined error/erasure value polynomials, and an error location generator search for an error evaluation value to confirm the known error locations based upon the determined error location polynomials. Outputs of the error value generator and the error location generator are combined to produce corrected data.Type: ApplicationFiled: August 26, 2022Publication date: July 13, 2023Applicant: Micron Technology, Inc.Inventors: Joseph M. McCrate, Nevil Gajera, Mohammed Ebrahim Hargan
-
Publication number: 20230223960Abstract: Provided is a memory system comprising a plurality of memory components; and a controller in communication with the plurality of memory components and configured to perform error correction code (ECC) decoding on a received word read from the plurality of memory components. The ECC decoding is configured to (i) detect one or more random errors in a portion of the received word, the portion corresponding to one of the components within the plurality, and (ii) correct the detected random errors; and when the correcting of the detected random errors fails, iteratively marking symbols in the remaining portions of the received word as erasures.Type: ApplicationFiled: August 26, 2022Publication date: July 13, 2023Applicant: Micron Technology, Inc.Inventors: Joseph M. McCrate, Nevil Gajera, Mohammed Ebrahim Hargan
-
Publication number: 20230060231Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: ApplicationFiled: October 26, 2022Publication date: March 2, 2023Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera
-
Patent number: 11545216Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: GrantFiled: February 2, 2021Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera
-
Patent number: 11508437Abstract: Methods, systems, and devices for restoring memory cell threshold voltages are described. A memory device may perform a write operation on a memory cell during which a logic state is stored at the memory cell. Upon detecting satisfaction of a condition, the memory device may perform a read refresh operation on the memory cell during which the threshold voltage of the memory cell may be modified. In some cases, the duration of the read refresh operation may be longer than the duration of a read operation performed by the memory device on the memory cell or on a different memory cell.Type: GrantFiled: March 9, 2021Date of Patent: November 22, 2022Assignee: Micron Technology, Inc.Inventors: Lingming Yang, Nevil Gajera, Karthik Sarpatwari
-
Publication number: 20220068385Abstract: Methods, systems, and devices for a modified write voltage for memory devices are described. In an example, the memory device may determine a first set of memory cells to be switched from a first logic state (e.g., a SET state) to a second logic state (e.g., a RESET state) based on a received write command. The memory device may perform a read operation to determine a subset of the first set of memory cells (e.g., a second set of memory cells) having a conductance threshold satisfying a criteria based on a predicted drift of the memory cells. The memory device may apply a RESET pulse to each of the memory cells within the first set of memory cells, where the RESET pulse applied to the second set of memory cells is modified to decrease voltage threshold drift in the RESET state.Type: ApplicationFiled: October 14, 2021Publication date: March 3, 2022Inventors: Sandeepan Dasgupta, Sanjay Rangan, Koushik Banerjee, Nevil Gajera, Mase J. Taub, Kiran Pangal
-
Patent number: 11170853Abstract: Methods, systems, and devices for a modified write voltage for memory devices are described. In an example, the memory device may determine a first set of memory cells to be switched from a first logic state (e.g., a SET state) to a second logic state (e.g., a RESET state) based on a received write command. The memory device may perform a read operation to determine a subset of the first set of memory cells (e.g., a second set of memory cells) having a conductance threshold satisfying a criteria based on a predicted drift of the memory cells. The memory device may apply a RESET pulse to each of the memory cells within the first set of memory cells, where the RESET pulse applied to the second set of memory cells is modified to decrease voltage threshold drift in the RESET state.Type: GrantFiled: March 4, 2020Date of Patent: November 9, 2021Assignee: Micron Technology, Inc.Inventors: Sandeepan Dasgupta, Sanjay Rangan, Koushik Banerjee, Nevil Gajera, Mase J. Taub, Kiran Pangal
-
Publication number: 20210287744Abstract: Methods, systems, and devices for restoring memory cell threshold voltages are described. A memory device may perform a write operation on a memory cell during which a logic state is stored at the memory cell. Upon detecting satisfaction of a condition, the memory device may perform a read refresh operation on the memory cell during which the threshold voltage of the memory cell may be modified. In some cases, the duration of the read refresh operation may be longer than the duration of a read operation performed by the memory device on the memory cell or on a different memory cell.Type: ApplicationFiled: March 9, 2021Publication date: September 16, 2021Inventors: Lingming Yang, Nevil Gajera, Karthik Sarpatwari
-
Publication number: 20210280244Abstract: Methods, systems, and devices for a modified write voltage for memory devices are described. In an example, the memory device may determine a first set of memory cells to be switched from a first logic state (e.g., a SET state) to a second logic state (e.g., a RESET state) based on a received write command. The memory device may perform a read operation to determine a subset of the first set of memory cells (e.g., a second set of memory cells) having a conductance threshold satisfying a criteria based on a predicted drift of the memory cells. The memory device may apply a RESET pulse to each of the memory cells within the first set of memory cells, where the RESET pulse applied to the second set of memory cells is modified to decrease voltage threshold drift in the RESET state.Type: ApplicationFiled: March 4, 2020Publication date: September 9, 2021Inventors: Sandeepan Dasgupta, Sanjay Rangan, Koushik Banerjee, Nevil Gajera, Mase J. Taub, Kiran Pangal
-
Publication number: 20210233584Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: ApplicationFiled: February 2, 2021Publication date: July 29, 2021Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera
-
Patent number: 10964385Abstract: Methods, systems, and devices for restoring memory cell threshold voltages are described. A memory device may perform a write operation on a memory cell during which a logic state is stored at the memory cell. Upon detecting satisfaction of a condition, the memory device may perform a read refresh operation on the memory cell during which the threshold voltage of the memory cell may be modified. In some cases, the duration of the read refresh operation may be longer than the duration of a read operation performed by the memory device on the memory cell or on a different memory cell.Type: GrantFiled: November 14, 2019Date of Patent: March 30, 2021Assignee: Micron Technology, Inc.Inventors: Lingming Yang, Nevil Gajera, Karthik Sarpatwari
-
Patent number: 10943657Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: GrantFiled: August 19, 2019Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera
-
Publication number: 20210057026Abstract: Methods, systems, and devices for dirty write on power off are described. In an example, the described techniques may include writing memory cells of a device according to one or more parameters (e.g., reset current amplitude), where each memory cell is associated with a storage element storing a value based on a material property associated with the storage element. Additionally, the described techniques may include identifying, after writing the memory cells, an indication of power down for the device and refreshing, before the power down of the device, a portion of the memory cells based on identifying the indication of the power down for the device. In some cases, refreshing includes modifying at least one of the one or more parameters for a write operation for the portion of the memory cells.Type: ApplicationFiled: August 19, 2019Publication date: February 25, 2021Inventors: Karthik Sarpatwari, Fabio Pellizzer, Jessica Chen, Nevil Gajera