Patents by Inventor Ngatik Cheung
Ngatik Cheung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11314588Abstract: A memory device and a multiple cells error correction in a memory cell is provided. The memory device includes a plurality of memory cells and a memory control circuit. Each of the memory cells includes a first type physical cell and a second type physical cell. The memory control circuit is coupled to each of the memory cells. The memory control circuit writes a writing data into the first type physical cell and verifies the data stored in the first type physical cell is same as the writing data or not. The writing data is set and processed by performing a write operation. The memory control circuit writes the writing data into the second type physical cell when the data stored in the first type physical cell is not same as the writing data.Type: GrantFiled: November 11, 2019Date of Patent: April 26, 2022Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Patent number: 11114180Abstract: A non-volatile memory device includes a first memory cell array, a first error correction code (ECC) decoder and a controller. The first memory cell array is divided into a first sub-array and a second sub-array by a first address boundary. The first ECC decoder is coupled to the first memory cell array, performs an ECC operation on read-out data from first memory cell array. The controller is coupled to the first memory cell array and the first ECC decoder, adjusts the first address boundary according to a first ECC failure bit number.Type: GrantFiled: August 17, 2020Date of Patent: September 7, 2021Assignee: Winbond Electronics Corp.Inventors: Chi-Shun Lin, Ngatik Cheung, Douk-Hyoun Ryu, Ming-Huei Shieh, Chuen-Der Lien
-
Patent number: 11088711Abstract: The invention provides a data accessing method for a memory apparatus. The data accessing method includes: performing a reading operation on the memory apparatus based on an address information to obtain a codeword and an indicator, where the indicator corresponds to the codeword; enabling a first error correction code (ECC) operation or second ECC operation to be operated on the codeword for generating an error corrected data, wherein, the first ECC operation corrects less bits than the second ECC operation.Type: GrantFiled: July 8, 2019Date of Patent: August 10, 2021Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Patent number: 11010245Abstract: The disclosure is directed to a memory storage apparatus having a dynamic data repair mechanism. The memory storage apparatus includes a connection interface; a memory array; and a memory control circuit configured at least to: receive, from the connection interface, a write command which includes a user data and an address of the user data; encode the user data as a codeword which includes the user data and parity bits; write the codeword, in a first memory location of the memory array, as a written codeword; perform a read procedure of the written codeword to determine whether the written codeword is erroneously written; and store a redundant codeword of the user data in a second memory location in response to having determined that the written codeword is erroneously written.Type: GrantFiled: June 28, 2019Date of Patent: May 18, 2021Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow-Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Publication number: 20210141689Abstract: A memory device and a multiple cells error correction in a memory cell is provided. The memory device includes a plurality of memory cells and a memory control circuit. Each of the memory cells includes a first type physical cell and a second type physical cell. The memory control circuit is coupled to each of the memory cells. The memory control circuit writes a writing data into the first type physical cell and verifies the data stored in the first type physical cell is same as the writing data or not. The writing data is set and processed by performing a write operation. The memory control circuit writes the writing data into the second type physical cell when the data stored in the first type physical cell is not same as the writing data.Type: ApplicationFiled: November 11, 2019Publication date: May 13, 2021Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Patent number: 11003529Abstract: An encoding method for a memory storage apparatus adopting an ECC algorithm is provided. The memory storage apparatus comprises an ECC encoder. The encoding method includes: receiving a write command comprising a write address and a write data; reading an existing codeword; attaching a flip bit to the write data; encoding the write data and the flip bit to generate parity bits based on the ECC algorithm by the ECC encoder and attaching the write data and the flip bit to the plurality of parity bits to generate a new codeword; flipping the new codeword based on a number of bits among selected bits required to be changed from the existing codeword to the new codeword; and writing one of the new codeword and the flipped new codeword to the write address. In addition, a memory storage apparatus using the encoding method is provided.Type: GrantFiled: July 12, 2019Date of Patent: May 11, 2021Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Ngatik Cheung
-
Publication number: 20210013906Abstract: The invention provides a data accessing method for a memory apparatus. The data accessing method includes: performing a reading operation on the memory apparatus based on an address information to obtain a codeword and an indicator, where the indicator corresponds to the codeword; enabling a first error correction code (ECC) operation or second ECC operation to be operated on the codeword for generating an error corrected data, wherein, the first ECC operation corrects less bits than the second ECC operation.Type: ApplicationFiled: July 8, 2019Publication date: January 14, 2021Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Patent number: 10853167Abstract: The invention provides a memory apparatus including a memory cell array and a hierarchical error correction code (ECC) layer. The hierarchical ECC layer, includes N layers of ECC coder-decoder, wherein the hierarchical ECC layer enables one of the N layers to operate an encoding or decoding operation on processed data, and the hierarchical ECC layer enables another one of the N layers merely when the error bit number of the processed data reaches to N?1 pre-set error correction number(s), and N is a positive integer larger than 1.Type: GrantFiled: January 28, 2019Date of Patent: December 1, 2020Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Publication number: 20200241957Abstract: The invention provides a memory apparatus including a memory cell array and a hierarchical error correction code (ECC) layer. The hierarchical ECC layer, includes N layers of ECC coder-decoder, wherein the hierarchical ECC layer enables one of the N layers to operate an encoding or decoding operation on processed data, and the hierarchical ECC layer enables another one of the N layers merely when the error bit number of the processed data reaches to N?1 pre-set error correction number(s), and N is a positive integer larger than 1.Type: ApplicationFiled: January 28, 2019Publication date: July 30, 2020Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Seow Fong Lim, Ngatik Cheung
-
Patent number: 10714157Abstract: A non-volatile memory and a reset method thereof are provided. The reset method includes: performing a first reset operation on a plurality of memory cells; recording a plurality of first verifying currents respectively corresponding to a plurality of first failure memory cells; performing a second reset operation on the first failure memory cells, and verifying second failure memory cells to obtain a plurality of second verifying currents; setting a first voltage modify flag according to a plurality of first ratios between the first verifying currents and the respectively corresponding second verifying currents; and adjusting a reset voltage for performing the first reset operation and the second reset operation according to the first voltage modify flag.Type: GrantFiled: August 27, 2019Date of Patent: July 14, 2020Assignee: Winbond Electronics Corp.Inventors: Ming-Che Lin, He-Hsuan Chao, Ping-Kun Wang, Seow Fong Lim, Ngatik Cheung, Chia-Wen Cheng
-
Publication number: 20190391874Abstract: The disclosure is directed to a memory storage apparatus having a dynamic data repair mechanism. The memory storage apparatus includes a connection interface; a memory array; and a memory control circuit configured at least to: receive, from the connection interface, a write command which includes a user data and an address of the user data; encode the user data as a codeword which includes the user data and parity bits; write the codeword, in a first memory location of the memory array, as a written codeword; perform a read procedure of the written codeword to determine whether the written codeword is erroneously written; and store a redundant codeword of the user data in a second memory location in response to having determined that the written codeword is erroneously written.Type: ApplicationFiled: June 28, 2019Publication date: December 26, 2019Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow-Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Patent number: 10514980Abstract: An encoding method for a memory storage apparatus adopting a Lien ECC scheme is provided. The memory storage apparatus comprises an ECC encoder using a Lien Code. The encoding method includes: receiving a write command comprising a write address and a write data; reading an existing codeword comprising a first flip bit indicating bit-flipping of the existing codeword and flipping bits of the existing codeword based on the first flip bit; encoding the write data into a new codeword based on a Lien Code by an ECC encoder, and flipping bits of the new codeword based on a number of bits required to be changed from the existing codeword to the new codeword; and writing the new codeword comprising a first flip bit indicating bit-flipping of the new codeword to the write address In addition, a memory storage apparatus using the encoding method based on the Lien Code is provided.Type: GrantFiled: March 22, 2018Date of Patent: December 24, 2019Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Publication number: 20190340070Abstract: An encoding method for a memory storage apparatus adopting an ECC algorithm is provided. The memory storage apparatus comprises an ECC encoder. The encoding method includes: receiving a write command comprising a write address and a write data; reading an existing codeword; attaching a flip bit to the write data; encoding the write data and the flip bit to generate parity bits based on the ECC algorithm by the ECC encoder and attaching the write data and the flip bit to the plurality of parity bits to generate a new codeword; flipping the new codeword based on a number of bits among selected bits required to be changed from the existing codeword to the new codeword; and writing one of the new codeword and the flipped new codeword to the write address. In addition, a memory storage apparatus using the encoding method is provided.Type: ApplicationFiled: July 12, 2019Publication date: November 7, 2019Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Ngatik Cheung
-
Publication number: 20190294497Abstract: The disclosure is directed to a method and an apparatus for implementing an error correcting code (ECC) used by a memory storage apparatus. In an aspect of the disclosure, the method would include not limited to: receiving a write command having a write address and a write data; reading an existing codeword comprising a predetermined bit sequence; encoding the write data into a new codeword based on a default ECC; flipping at least one bit of the new codeword based on a number of bits required to be changed from the existing codeword to the new codeword; writing the new codeword, wherein in response to every message bit of the new codeword to be flipped once, either an average or a maximum number of parity bits flips of the new codeword is minimized according to a modified ECC which is based on the default ECC.Type: ApplicationFiled: July 13, 2018Publication date: September 26, 2019Inventors: Chuen-Der Lien, Ming-Huei Shieh, Chi-Shun Lin, Ngatik Cheung, Seow Fong Lim
-
Publication number: 20190294496Abstract: An encoding method for a memory storage apparatus adopting a Lien ECC scheme is provided. The memory storage apparatus comprises an ECC encoder using a Lien Code. The encoding method includes: receiving a write command comprising a write address and a write data; reading an existing codeword comprising a first flip bit indicating bit-flipping of the existing codeword and flipping bits of the existing codeword based on the first flip bit; encoding the write data into a new codeword based on a Lien Code by an ECC encoder, and flipping bits of the new codeword based on a number of bits required to be changed from the existing codeword to the new codeword; and writing the new codeword comprising a first flip bit indicating bit-flipping of the new codeword to the write address In addition, a memory storage apparatus using the encoding method based on the Lien Code is provided.Type: ApplicationFiled: March 22, 2018Publication date: September 26, 2019Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Patent number: 10372535Abstract: An encoding method for a memory storage apparatus adopting a Lien ECC scheme is provided. The memory storage apparatus comprises an ECC encoder using a Lien Code. The encoding method includes: receiving a first data or a second data which is one's complement of the first data; and performing an encoding operation based on the Lien Code by the ECC encoder. The encoding operation includes: if the first data is received, generating a first codeword according to the first data; and if the second data is received, generating a second codeword which is one's complement of the first codeword according to the second data. In addition, a memory storage apparatus using the encoding method based on the Lien Code is also provided.Type: GrantFiled: August 29, 2017Date of Patent: August 6, 2019Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow-Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Patent number: 10262732Abstract: This disclosure introduces a programmable array logic (PAL) circuit and a method which are capable of preventing a read disturbance effect on memory cells of the PAL circuit. The PAL circuit comprises a memory array coupled to a plurality of input lines and a plurality of source lines, a plurality of input transition detection (ITD) circuits, a pulse generator and a plurality of sense amplifiers. The plurality of ITD circuits detect a transition in level of the plurality of input signals in the input lines. The pulse generator generates an enable signal according to the transition in level of the input signals. The sense amplifiers are enabled to sense the voltage levels of the source lines when the transition in levels of the input signals is detected, and the sense amplifiers are disabled when no transition in levels of the input signals is detected.Type: GrantFiled: April 24, 2018Date of Patent: April 16, 2019Assignee: Winbond Electronics Corp.Inventors: Seow Fong Lim, Chi-Shun Lin, Douk-Hyoun Ryu, Ngatik Cheung
-
Patent number: 10236913Abstract: An error checking and correcting (ECC) decoder is provided to perform a BCH decoding to decode codeword into decoded data. The ECC decoder includes a syndrome generator circuit, an error locator polynomial circuit, and a decoding circuit. The syndrome generator circuit generates a plurality of syndromes corresponding to the codeword. The error locator polynomial circuit performs an arithmetic operation by using the syndromes to generate a plurality of coefficients in an error locator polynomial. The arithmetic operation includes a plurality of operators, wherein at least one of the operators is a lookup table circuit. The decoding circuit obtains at least one solution to the error locator polynomial with the coefficients and corrects the codeword according to the solution to the error locator polynomial to generate the decoded data.Type: GrantFiled: May 11, 2017Date of Patent: March 19, 2019Assignee: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ngatik Cheung
-
Publication number: 20190065307Abstract: An encoding method for a memory storage apparatus adopting a Lien ECC scheme is provided. The memory storage apparatus comprises an ECC encoder using a Lien Code. The encoding method includes: receiving a first data or a second data which is one's complement of the first data; and performing an encoding operation based on the Lien Code by the ECC encoder. The encoding operation includes: if the first data is received, generating a first codeword according to the first data; and if the second data is received, generating a second codeword which is one's complement of the first codeword according to the second data. In addition, a memory storage apparatus using the encoding method based on the Lien Code is also provided.Type: ApplicationFiled: August 29, 2017Publication date: February 28, 2019Applicant: Winbond Electronics Corp.Inventors: Chuen-Der Lien, Ming-Huei Shieh, Seow-Fong Lim, Ngatik Cheung, Chi-Shun Lin
-
Publication number: 20190043575Abstract: This disclosure introduces a programmable array logic (PAL) circuit and a method which are capable of preventing a read disturbance effect on memory cells of the PAL circuit. The PAL circuit comprises a memory array coupled to a plurality of input lines and a plurality of source lines, a plurality of input transition detection (ITD) circuits, a pulse generator and a plurality of sense amplifiers. The plurality of ITD circuits detect a transition in level of the plurality of input signals in the input lines. The pulse generator generates an enable signal according to the transition in level of the input signals. The sense amplifiers are enabled to sense the voltage levels of the source lines when the transition in levels of the input signals is detected, and the sense amplifiers are disabled when no transition in levels of the input signals is detected.Type: ApplicationFiled: April 24, 2018Publication date: February 7, 2019Applicant: Winbond Electronics Corp.Inventors: Seow Fong Lim, Chi-Shun Lin, Douk-Hyoun Ryu, Ngatik Cheung