Patents by Inventor Nghia V. Phan
Nghia V. Phan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10211205Abstract: A circuit component comprises a row of transistors. The row may contain a first active FET with a source region and a drain region. The row may also contain a first active dummy FET that shares the source region and that also has a diffusion region. The row may also contain a second active FET and a second active dummy FET, positioned such that the active dummy FETs are located between the active FETs on the row. The row may also have an end positioned such that the first active dummy FET is between the end and the first active FET. A supply of current may be electrically connected to the source diffusion regions. A load region may be electrically connected to the drain region. The first active FET and the first active dummy FET may have gates that share a voltage source or that have their own voltage source.Type: GrantFiled: April 27, 2016Date of Patent: February 19, 2019Assignee: International Business Machines CorporationInventors: Brent R. Den Hartog, Eric J. Lukes, Matthew J. Paschal, Nghia V. Phan, Raymond A. Richetta, Patrick L. Rosno, Timothy J. Schmerbeck, Dereje G. Yilma
-
Patent number: 10079595Abstract: Certain aspects of the present disclosure are directed to a circuit for driving a signal at an output node. The circuit generally includes a voltage divider network having a first terminal coupled to the output node. The circuit also includes a first transistor having a gate coupled to a second terminal of the voltage divider network and a plurality of transistors. A gate of each of the plurality of transistors may be coupled to a respective tap node of the voltage divider network, and the plurality of transistors may include a third transistor having a source coupled to a drain of the first transistor. The circuit may also include a second transistor coupled to the first transistor and having a gate coupled to an input node of the circuit.Type: GrantFiled: November 8, 2017Date of Patent: September 18, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent R. Den Hartog, Eric J. Lukes, Matthew J. Paschal, Nghia V. Phan, Raymond A. Richetta, Patrick L. Rosno, Timothy J. Schmerbeck, Dereje G. Yilma
-
Patent number: 10075157Abstract: Certain aspects of the present disclosure are directed to a circuit for driving a signal at an output node. The circuit generally includes a voltage divider network having a first terminal coupled to the output node. The circuit also includes a first transistor having a gate coupled to a second terminal of the voltage divider network and a plurality of transistors. A gate of each of the plurality of transistors may be coupled to a respective tap node of the voltage divider network, and the plurality of transistors may include a third transistor having a source coupled to a drain of the first transistor. The circuit may also include a second transistor coupled to the first transistor and having a gate coupled to an input node of the circuit.Type: GrantFiled: April 20, 2017Date of Patent: September 11, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent R. Den Hartog, Eric J. Lukes, Matthew J. Paschal, Nghia V. Phan, Raymond A. Richetta, Patrick L. Rosno, Timothy J. Schmerbeck, Dereje G. Yilma
-
Publication number: 20170317082Abstract: A circuit component comprises a row of transistors. The row may contain a first active FET with a source region and a drain region. The row may also contain a first active dummy FET that shares the source region and that also has a diffusion region. The row may also contain a second active FET and a second active dummy FET, positioned such that the active dummy FETs are located between the active FETs on the row. The row may also have an end positioned such that the first active dummy FET is between the end and the first active FET. A supply of current may be electrically connected to the source diffusion regions. A load region may be electrically connected to the drain region. The first active FET and the first active dummy FET may have gates that share a voltage source or that have their own voltage source.Type: ApplicationFiled: April 27, 2016Publication date: November 2, 2017Inventors: Brent R. Den Hartog, Eric J. Lukes, Matthew J. Paschal, Nghia V. Phan, Raymond A. Richetta, Patrick L. Rosno, Timothy J. Schmerbeck, Dereje G. Yilma
-
Publication number: 20150364382Abstract: A semiconductor chip device may include a silicon on insulator (SOI) base, a first transistor, and a voltage device. The SOI base may include a semiconductor substrate having a first doped layer and a second doped layer directly on the first doped layer, a buried oxide layer directly on the second doped layer, and a first moat electrically isolating a first bias region of the second doped layer. The first bias region may be electrically coupled to a current source. The first transistor may be formed above the buried oxide layer and the first bias region. The first transistor may include a first drain a first source a first body a first gate and a first back gate. The voltage device may be electrically coupled to the first back gate and the first gate and configured to maintain a voltage difference between the first gate and the first back gate.Type: ApplicationFiled: September 23, 2014Publication date: December 17, 2015Inventors: Eric J. Lukes, Nghia V. Phan, Patrick L. Rosno, Dereje G. Yilma
-
Publication number: 20150364498Abstract: A semiconductor chip device may include a silicon on insulator (SOI) base, a first transistor, and a voltage device. The SOI base may include a semiconductor substrate having a first doped layer and a second doped layer directly on the first doped layer, a buried oxide layer directly on the second doped layer, and a first moat electrically isolating a first bias region of the second doped layer. The first bias region may be electrically coupled to a current source. The first transistor may be formed above the buried oxide layer and the first bias region. The first transistor may include a first drain a first source a first body a first gate and a first back gate. The voltage device may be electrically coupled to the first back gate and the first gate and configured to maintain a voltage difference between the first gate and the first back gate.Type: ApplicationFiled: June 17, 2014Publication date: December 17, 2015Inventors: Eric J. Lukes, Nghia V. Phan, Patrick L. Rosno, Dereje G. Yilma
-
Patent number: 8988139Abstract: A self-selected variable power integrated circuit (IC) which maximizes manufacturing yield and reduces system design cost and related methods are disclosed. The method includes determining characteristics of an integrated circuit (IC). The method includes determining a module specific voltage of the IC to meet a designed target frequency and power characteristics, based on the determined IC characteristics. The method includes setting the module specific voltage by using a combination of fuses within the IC.Type: GrantFiled: May 28, 2013Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Nghia V. Phan, Jonathan H. Raymond, Peter A. Sandon
-
Publication number: 20140354333Abstract: A self-selected variable power integrated circuit (IC) which maximizes manufacturing yield and reduces system design cost and related methods are disclosed. The method includes determining characteristics of an integrated circuit (IC). The method includes determining a module specific voltage of the IC to meet a designed target frequency and power characteristics, based on the determined IC characteristics. The method includes setting the module specific voltage by using a combination of fuses within the IC.Type: ApplicationFiled: May 28, 2013Publication date: December 4, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nghia V. Phan, Jonathan H. Raymond, Peter A. Sandon
-
Patent number: 4585953Abstract: Power dissipation in an off-chip driver circuit is decreased by utilizing a selectively switched transistor to discharge the base of the output pull-down transistor, and by using a large resistance in the base current path for the first stage of the Darlington pull-up transistors. An additional transistor having a larger emitter area and coupled to a lower potential source is connected in parallel with the normal phase-splitter transistor to provide additional output current sinking capability, and a current mirror is connected to control the current through both the phase splitting transistor and the additional transistor to control the turn-on transition of the pull-down output transistor.Type: GrantFiled: July 20, 1983Date of Patent: April 29, 1986Assignee: International Business Machines CorporationInventors: Gene J. Gaudenzi, John P. Norsworthy, Nghia V. Phan, Dennis C. Reedy