Patents by Inventor Nicholas H. Tripsas

Nicholas H. Tripsas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8368219
    Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.
    Type: Grant
    Filed: October 26, 2011
    Date of Patent: February 5, 2013
    Assignees: Advanced Micro Devices, Inc., Spansion LLC
    Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffrey A. Shields, Jusuke Ogura
  • Publication number: 20120038051
    Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.
    Type: Application
    Filed: October 26, 2011
    Publication date: February 16, 2012
    Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.
    Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffery A. Shields, Jusuke Ogura
  • Patent number: 8049334
    Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.
    Type: Grant
    Filed: July 26, 2010
    Date of Patent: November 1, 2011
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffrey A. Shields, Jusuke Ogura
  • Patent number: 8044387
    Abstract: Disclosed are semiconductor memory devices containing a plastic substrate and at least one active device supported by the plastic substrate, the active device containing an organic semiconductor material. The semiconductor memory devices containing a plastic substrate may further contain a polymer dielectric and/or a conductive polymer.
    Type: Grant
    Filed: July 7, 2004
    Date of Patent: October 25, 2011
    Assignee: Spansion LLC
    Inventors: Matthew S. Buynoski, Uzodinma Okoroanyanwu, Suzette K. Pangrle, Nicholas H. Tripsas
  • Patent number: 8012673
    Abstract: Disclosed are organic semiconductor devices containing a copolymer layer that contains a polymer dielectric and a semiconducting polymer formed using actinic radiation. As initially formed, the copolymer layer has dielectric properties, but portions may selectively rendered conductive after those portions are exposed to actinic radiation. Also disclosed are methods of making the organic semiconductor devices. Such devices are characterized by light weight and robust reliability.
    Type: Grant
    Filed: March 1, 2005
    Date of Patent: September 6, 2011
    Assignee: Spansion LLC
    Inventors: Suzette K. Pangrle, Matthew S. Buynoski, Nicholas H. Tripsas, Uzodinma Okoroanyanwu
  • Patent number: 8003436
    Abstract: The present invention provides a multi-layer organic memory device that can operate as a non-volatile memory device having a plurality of stacked and/or parallel memory structures constructed therein. A multi-cell and multi-layer organic memory component can be formed with two or more electrodes having a selectively conductive media between the electrodes forming individual cells, while utilizing a partitioning component to enable stacking of additional memory cells on top of or in association with previously formed cells. Memory stacks can be formed by adding additional layers—respective layers separated by additional partitioning components, wherein multiple stacks can be formed in parallel to provide a high-density memory device.
    Type: Grant
    Filed: December 3, 2008
    Date of Patent: August 23, 2011
    Assignee: Spansion LLC
    Inventors: Nicholas H. Tripsas, Uzodinma Okoroanyanwu, Suzette K. Pangrle, Michael A. VanBuskirk
  • Patent number: 7786003
    Abstract: A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.
    Type: Grant
    Filed: May 25, 2005
    Date of Patent: August 31, 2010
    Assignees: Advanced Micro Devices, Inc., Spansion LLC
    Inventors: Arvind Halliyal, Zoran Krivokapic, Matthew S. Buynoski, Nicholas H. Tripsas, Minh Van Ngo, Mark T. Ramsbey, Jeffery A. Shields, Jusuke Ogura
  • Patent number: 7696017
    Abstract: The invention facilitates manufacture of semiconductor memory components by reducing the number of layers required to implement a semiconductor memory device. The invention provides for a selection element to be formed in the same layer as one of the control lines (e.g. one of the wordline and bitline). In one embodiment of the invention, a diode is implemented as the selection element within the same layer as one of the control lines. Production of the selection element within the same layer as one of the wordline and bitline reduces problems associated with vertical stacking, increases device yield and reduces related production costs. The invention also provides an efficient method of producing memory devices with the selection element in the same layer as one of the control lines.
    Type: Grant
    Filed: June 18, 2008
    Date of Patent: April 13, 2010
    Assignee: Spansion LLC
    Inventors: Nicholas H. Tripsas, Suzette Paugrle
  • Patent number: 7670936
    Abstract: A method of manufacturing a semiconductor device includes forming an interface layer, a nitrided gate dielectric, a gate electrode, and source drain regions. The interface layer is formed in a substrate by laser processing. The nitrided gate dielectric is formed over the interface layer by laser processing. The gate electrode is formed over the substrate and the gate dielectric after the laser processing step, and source/drain regions are formed in the substrate proximate to the gate electrode.
    Type: Grant
    Filed: October 18, 2002
    Date of Patent: March 2, 2010
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Arvind Halliyal, Nicholas H. Tripsas, Mark T. Ramsbey
  • Patent number: 7632706
    Abstract: A system and method are disclosed for processing an organic memory cell. An exemplary system can employ an enclosed processing chamber, a passive layer formation component operative to form a passive layer on a first electrode, and an organic semiconductor layer formation component operative to form an organic semiconductor layer on the passive layer. A wafer substrate is not needed to transfer from a passive layer formation system to an organic semiconductor layer formation system. The passive layer is not exposed to air after formation of the passive layer and before formation of the organic semiconductor layer. As a result, conductive impurities caused by the exposure to air do not occur in the thin film layer, thus improving productivity, quality, and reliability of organic memory devices. The system can further employ a second electrode formation component operative to form a second electrode on the organic semiconductor layer.
    Type: Grant
    Filed: October 21, 2005
    Date of Patent: December 15, 2009
    Assignee: Spansion LLC
    Inventors: Nicolay F. Yudanov, Igor Sokolik, Richard P. Kingsborough, William G. Leonard, Suzette K. Pangrle, Nicholas H. Tripsas, Minh Van Ngo
  • Patent number: 7561465
    Abstract: One embodiment of the invention relates to a method for refreshing a nonvolatile memory array. In the method, a threshold voltage of a multi-bit memory cell is analyzed to determine if it has drifted outside of a number of allowable voltage windows, wherein each allowable voltage windows corresponds to a different multi-bit value. If the threshold voltage of the cell has drifted outside of the number of allowable voltage states, then the cell is recovered by adjusting at least one voltage boundary of at least one of the number of allowable voltage states.
    Type: Grant
    Filed: March 16, 2007
    Date of Patent: July 14, 2009
    Assignees: Advanced Micro Devices, Inc., Spansion LLC
    Inventors: Bryan William Hancock, Nicholas H. Tripsas, Richard C. Blish, II
  • Publication number: 20090081824
    Abstract: The present invention provides a multi-layer organic memory device that can operate as a non-volatile memory device having a plurality of stacked and/or parallel memory structures constructed therein. A multi-cell and multi-layer organic memory component can be formed with two or more electrodes having a selectively conductive media between the electrodes forming individual cells, while utilizing a partitioning component to enable stacking of additional memory cells on top of or in association with previously formed cells. Memory stacks can be formed by adding additional layers—respective layers separated by additional partitioning components, wherein multiple stacks can be formed in parallel to provide a high-density memory device.
    Type: Application
    Filed: December 3, 2008
    Publication date: March 26, 2009
    Applicant: SPANSION LLC
    Inventors: Nicholas H. Tripsas, Uzodinma Okoroanyanwu, Suzette K. Pangrle, Michael A. VanBuskirk
  • Patent number: 7465956
    Abstract: The present invention provides a multi-layer organic memory device that can operate as a non-volatile memory device having a plurality of stacked and/or parallel memory structures constructed therein. A multi-cell and multi-layer organic memory component can be formed with two or more electrodes having a selectively conductive media between the electrodes forming individual cells, while utilizing a partitioning component to enable stacking of additional memory cells on top of or in association with previously formed cells. Memory stacks can be formed by adding additional layers—respective layers separated by additional partitioning components, wherein multiple stacks can be formed in parallel to provide a high-density memory device.
    Type: Grant
    Filed: October 17, 2005
    Date of Patent: December 16, 2008
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Nicholas H. Tripsas, Uzodinma Okoroanyanwu, Suzette K. Pangrle, Michael A. VanBuskirk
  • Publication number: 20080175054
    Abstract: One embodiment of the invention relates to a method for refreshing a nonvolatile memory array. In the method, a threshold voltage of a multi-bit memory cell is analyzed to determine if it has drifted outside of a number of allowable voltage windows, wherein each allowable voltage windows corresponds to a different multi-bit value. If the threshold voltage of the cell has drifted outside of the number of allowable voltage states, then the cell is recovered by adjusting at least one voltage boundary of at least one of the number of allowable voltage states.
    Type: Application
    Filed: March 16, 2007
    Publication date: July 24, 2008
    Inventors: Bryan William Hancock, Nicholas H. Tripsas, Richard C. Blish
  • Patent number: 7391064
    Abstract: The invention facilitates manufacture of semiconductor memory components by reducing the number of layers required to implement a semiconductor memory device. The invention provides for a selection element to be formed in the same layer as one of the control lines (e.g. one of the wordline and bitline). In one embodiment of the invention, a diode is implemented as the selection element within the same layer as one of the control lines. Production of the selection element within the same layer as one of the wordline and bitline reduces problems associated with vertical stacking, increases device yield and reduces related production costs. The invention also provides an efficient method of producing memory devices with the selection element in the same layer as one of the control lines.
    Type: Grant
    Filed: December 1, 2004
    Date of Patent: June 24, 2008
    Assignee: Spansion LLC
    Inventors: Nicholas H. Tripsas, Suzette Pangrle
  • Patent number: 7361586
    Abstract: Methods are described for eliminating void formation during the fabrication of and/or operation of memory cells/devices. According to one aspect of the present disclosure, the methods to eliminate voids include formation of an opening on a semiconductor structure, formation of a diffusion barrier layer, deposition of a metal into the opening, preamorphization of the metal using preamorphization implants, and formation of a conductivity facilitating layer. According to another aspect of the present disclosure, the methods to eliminate voids include formation of an opening on a semiconductor structure, formation of a diffusion barrier layer, deposition of a metal into the opening, preamorphization of the metal using a contact with a plasma, and formation of a conductivity facilitating layer.
    Type: Grant
    Filed: July 1, 2005
    Date of Patent: April 22, 2008
    Assignee: Spansion LLC
    Inventors: Ercan Adem, Nicholas H. Tripsas
  • Patent number: 7232765
    Abstract: Disclosed are methods for facilitating concurrent formation of copper vias and memory element structures. The methods involve forming vias over metal lines and forming copper plugs, wherein the copper plugs comprise memory element film forming copper plugs (memE copper plugs) and non-memory element forming copper plugs (non-memE copper plugs), forming a tantalum-containing cap over an upper surface of non-memE copper plugs, and depositing memory element films. The tantalum-containing cap prevents the formation of the memory element films in the non-memE copper plugs. The subject invention advantageously facilitates cost-effective manufacturing of semiconductor devices.
    Type: Grant
    Filed: November 12, 2004
    Date of Patent: June 19, 2007
    Assignees: Spansion LLC, Advanced Micro Devices, Inc.
    Inventors: Steven C. Avanzino, Nicholas H. Tripsas, Jeffrey A. Shields, Fei Wang, Richard P. Kingsborough, William Leonard, Suzette K. Pangrle
  • Patent number: 7220642
    Abstract: A method of fabricating an electronic structure by providing a conductive layer, providing a dielectric layer over the conductive layer, providing first and second openings through the dielectric layer, providing first and second conductive bodies in the first and second openings respectively and in contact with the conductive layer, providing a memory structure over the first conductive body, providing a protective element over the memory structure, and undertaking processing on the second conductive body.
    Type: Grant
    Filed: November 12, 2004
    Date of Patent: May 22, 2007
    Assignee: Spansion LLC
    Inventors: Steven Avanzino, Igor Sokolik, Suzette Pangrle, Nicholas H. Tripsas, Jeffrey Shields
  • Patent number: 7199416
    Abstract: The subject invention provides systems and methodologies for fabrication of memory and/or selection (e.g., diodes) elements in a recession in a semiconductor layer. In particular, a trench of varying width is created in the semiconductor layer by employing various etching techniques. A metal film can be deposited in the trench according to a desired deposition thickness in order to seam close a narrow portion of the trench while form a dimple in a wide portion of the trench. The trench, after metal film deposition, exhibits a depression in wider trench portions relative to narrow trench portions. The depression can be utilized by placing one or more memory or selection layers in the depression, and a via can be formed over a portion of the trench to form an interconnect.
    Type: Grant
    Filed: November 10, 2004
    Date of Patent: April 3, 2007
    Assignee: Spansion LLC
    Inventors: Nicholas H. Tripsas, Minh Tran, Jeffrey Shields
  • Patent number: 7035141
    Abstract: The present memory structure includes thereof a first conductor, a second conductor, a resistive memory cell connected to the second conductor, a first diode connected to the resistive memory cell and the first conductor, and oriented in the forward direction from the resistive memory cell to the first conductor, and a second diode connected to the resistive memory cell and the first conductor, in parallel with the first diode, and oriented in the reverse direction from the resistive memory cell to the first conductor. The first and second diodes have different threshold voltages.
    Type: Grant
    Filed: November 17, 2004
    Date of Patent: April 25, 2006
    Inventors: Nicholas H. Tripsas, Colin S. Bill, Michael A. VanBuskirk, Matthew Buynoski, Tzu-Ning Fang, Wei Daisy Cai, Suzette Pangrle, Steven Avanzino