Patents by Inventor Nicholas M. van Heel
Nicholas M. van Heel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6972613Abstract: Information concerning a condition of a fuse is stored in a latch circuit and may be corrected. A first signal is supplied to the latch circuit which sets the latch circuit in a first state when the fuse is in a first condition and keeps the latch circuit unchanged when the fuse is in a second condition. While the first signal is being supplied, a second signal is supplied to the latch circuit that keeps the latch circuit in the first state when the fuse is in the first condition and sets the latch circuit in a second state when the fuse is in the second condition.Type: GrantFiled: September 8, 2003Date of Patent: December 6, 2005Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Michael A. Killian, Nicholas M. van Heel
-
Patent number: 6452439Abstract: A voltage generator for an integrated circuit chip comprises an integrated circuit chip with a power supply having a voltage available to the chip; an inductor on or in contact with the integrated circuit chip electrically connected to the power supply through which current is driven; and a clock adapted to interrupting current flowing from the power supply through the inductor at desired time intervals to create voltage spikes above the power supply voltage. The inductor may comprise a portion of the lead frame connecting the integrated circuit chip to an integrated chip package. The voltage spikes generate a voltage about two or more times the voltage of the power supply available to the chip. Where the integrated circuit chip includes an electrical fuse and/or a battery, the fuse on the chip may be adapted to be programmed or the battery charged by the voltage spikes.Type: GrantFiled: May 7, 2001Date of Patent: September 17, 2002Assignee: International Business Machines CorporationInventors: John A. Fifield, Nicholas M. Van heel
-
Patent number: 6420925Abstract: According to the present invention, a programable latch device for use in personalizing a semiconductor device is provided that overcomes the limitations of the prior art. The preferred embodiment programmable latch device can use both fuses and antifuses as programmable elements. The programmable latch device provides a solid digital output indicative of the state of the programmable device, and can be reliably read to provide customization and personalization of associated semiconductor devices. The preferred embodiment programable latch device includes an integrated fuse or antifuse as a programmable element in the latch device. By integrating the programmable element into the latch, device size and complexity is minimized. In particular, the number of transistors required drops considerably when compared to prior art approaches.Type: GrantFiled: January 9, 2001Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: John A. Fifield, Erik L. Hedberg, Claude L. Bertin, Nicholas M. van Heel
-
Publication number: 20020089363Abstract: According to the present invention, a programable latch device for use in personalizing a semiconductor device is provided that overcomes the limitations of the prior art. The preferred embodiment programmable latch device can use both fuses and antifuses as programmable elements. The programmable latch device provides a solid digital output indicative of the state of the programmable device, and can be reliably read to provide customization and personalization of associated semiconductor devices. The preferred embodiment programable latch device includes an integrated fuse or antifuse as a programmable element in the latch device. By integrating the programmable element into the latch, device size and complexity is minimized. In particular, the number of transistors required drops considerably when compared to prior art approaches.Type: ApplicationFiled: January 9, 2001Publication date: July 11, 2002Applicant: International Business Machines Corporation, Armonk, NY 10504Inventors: John A. Fifield, Erik L. Hedberg, Claude L. Bertin, Nicholas M. van Heel
-
Patent number: 6400202Abstract: A programmable delay element includes a current source field-effect transistor (FET), a switch device, a precharge device, and an inverter device. The current source FET gates a programmable, predetermined amount of current. The switch device, which is coupled to the current source PET, receives an input signal having a first and second voltage level. The precharge device precharges the node coupled to the drain of the current source FET when the input signal is at a second voltage level. The inverter device, which is also coupled to the drain of the current source FET, outputs a delayed signal when the input signal is at a first voltage level, the delay of the delayed signal defined by the programmable, predetermined amount of current. The inverter device generates an inverter switch point that is substantially independent of parametric sensitivities, such as temperature variations.Type: GrantFiled: November 19, 2001Date of Patent: June 4, 2002Assignee: International Business Machines CorporationInventors: John A. Fifield, Nicholas M. van Heel, Mark D. Jacunski, David E. Chapman, David E. Douse
-
Patent number: 6384666Abstract: A latch device is provided having a variable resistive trip point and controlled current programming. The latch device has a trip point current control element that controls an amount of current passing from a voltage source into the latch circuit, thereby varying the resistive trip point of the latch device. The latch device also has a programming current control element that controls an amount of programming current passing through the fuse element during programming. The trip point current reference and a programming current reference are provided by reference circuits having a plurality of selectable inputs that operate to change the current references binarily. An integrated circuit is also provided in which a plurality of the fuse latch devices are connected together in parallel such that the same trip point current reference and programming current reference are supplied to each latch device.Type: GrantFiled: March 23, 2001Date of Patent: May 7, 2002Assignee: International Business Machines CorporationInventors: Claude L. Bertin, John A. Fifield, Russell J. Houghton, Nicholas M. van Heel
-
Patent number: 6373771Abstract: An integrated circuit device that obviates laser programming of a two-state element (e.g., a wire fuse or antifuse) by programming (i.e., changing) the conductive state of the two-state element according to a binary bit of programing data serially scanned in. Thereafter, the device can verify the actual programming of the two-state element by sensing the conducting condition and then serially scanning out the conductive state value of the two-sate element as a binary logic bit). The device provides the functionality of being able to test any on-chip non-memory circuitry that depends on a memory circuit being fully functional and operational while still at the wafer tester and before having to “blow” (i.e., program) any fuses.Type: GrantFiled: January 17, 2001Date of Patent: April 16, 2002Assignee: International Business Machines CorporationInventors: John A. Fifield, Wayne F. Ellis, Nicholas M. van Heel
-
Publication number: 20020030524Abstract: A programmable delay element includes a current source field-effect transistor (FET), a switch device, a precharge device, and an inverter device. The current source FET gates a programmable, predetermined amount of current. The switch device, which is coupled to the current source FET, receives an input signal having a first and second voltage level. The precharge device precharges the node coupled to the drain of the current source FET when the input signal is at a second voltage level. The inverter device, which is also coupled to the drain of the current source FET, outputs a delayed signal when the input signal is at a first voltage level, the delay of the delayed signal defined by the programmable, predetermined amount of current. The inverter device generates an inverter switch point that is substantially independent of parametric sensitivities, such as temperature variations.Type: ApplicationFiled: November 19, 2001Publication date: March 14, 2002Inventors: John A. Fifield, Nicholas M. van Heel, Mark D. Jacunski, David E. Chapman, David E. Douse
-
Patent number: 6348827Abstract: A programmable delay element includes a current source field-effect transistor (FET), a switch device, a precharge device, and an inverter device. The current source FET gates a programmable, predetermined amount of current. The switch device, which is coupled to the current source FET, receives an input signal having a first and second voltage level. The precharge device precharges the node coupled to the drain of the current source FET when the input signal is at a second voltage level. The inverter device, which is also coupled to the drain of the current source FET, outputs a delayed signal when the input signal is at a first voltage level, the delay of the delayed signal defined by the programmable, predetermined amount of current. The inverter device generates an inverter switch point that is substantially independent of parametric sensitivities, such as temperature variations.Type: GrantFiled: February 10, 2000Date of Patent: February 19, 2002Assignee: International Business Machines CorporationInventors: John A. Fifield, Nicholas M. van Heel, Mark D. Jacunski, David E. Chapman, David E. Douse
-
Patent number: 6346846Abstract: Methods and apparatus for blowing and sensing antifuses are provided. Specifically, in a first aspect, a method is provided for changing the state of one of a plurality of antifuses by selecting one of the bank of antifuses and applying a high voltage to change the state of the selected antifuse. In second and third aspects, apparatus are provided for performing the method of the first aspect. In a fourth aspect, a method is provided for boosting a voltage that includes the steps of generating a first voltage within a first stage storage mechanism of a first stage voltage booster circuit, generating a second voltage equaling about twice the first voltage within a first and a second, second stage storage mechanism of a second stage voltage booster circuit, and generating about thrice the first voltage based on the second voltage of the second stage voltage booster circuit. In a fifth aspect, apparatus are provided for performing the method of the fourth aspect.Type: GrantFiled: December 17, 1999Date of Patent: February 12, 2002Assignee: International Business Machines CorporationInventors: Claude L. Bertin, John A. Fifield, Russell J. Houghton, William R. Tonti, Nicholas M. Van Heel