Abstract: This disclosure describes a knife, the knife including a blade having a cutting edge and a tang, wherein the cutting edge comprises a serrated portion having a plurality of serrations, the plurality of serrations positioned between a proximal end of the blade and a distal tip of the blade, wherein the serrated portion further comprises a plurality of recessed portions, and wherein each of the plurality of serrations is positioned adjacent at least one recessed portion; and wherein each recessed portion includes a top edge, a bottom edge, and at least one tapered portion, wherein one or more of the at least one tapered portion of each recessed portion is positioned adjacent at least one of the plurality of serrations.

Abstract: This disclosure describes a knife having tool-less removable scales. The knife includes a blade having a cutting edge and a tang having one or more apertures formed therein; a first scale removably coupled to a second scale, the first and second scales releasably coupled to each other through the one or more apertures and positioned on either side of the tang, the first scale comprising a scale release actuator that is biased at least partially through an opening in the second scale such that the second and first scales are locked together until the scale release actuator is depressed. The disclosure also describes a knife sheath with a rotatable clip that can be rotated by releasing two halves of a compression bracket, moving a first half of the compression bracket away from the sheath, and rotating the clip once a toothed engagement is disengaged.

Abstract: A method of forming a plurality of semiconductor devices includes applying a tape material to a back side of a semiconductor device having a silicon layer on the back side and a circuitry layer on the front side, lasing with an infrared laser the silicon layer through the tape material, lasing with a second laser the circuitry layer, and expanding the tape material for form a plurality of semiconductor devices. The second layer may be an ultraviolet laser. The lasers may be irradiated in a pattern on the bottom side and the top side. The second layer may form a groove in the circuitry layer that does not penetrate the silicon layer. The infrared laser may cleave a portion of the silicon lattice of the silicon layer. A coating may be applied to the circuitry layer prior to being irradiated with the second laser.

Abstract: A method of forming a plurality of semiconductor devices includes applying a tape material to a back side of a semiconductor device having a silicon layer on the back side and a circuitry layer on the front side, lasing with an infrared laser the silicon layer through the tape material, lasing with a second laser the circuitry layer, and expanding the tape material for form a plurality of semiconductor devices. The second layer may be an ultraviolet laser. The lasers may be irradiated in a pattern on the bottom side and the top side. The second layer may form a groove in the circuitry layer that does not penetrate the silicon layer. The infrared laser may cleave a portion of the silicon lattice of the silicon layer. A coating may be applied to the circuitry layer prior to being irradiated with the second laser.

Abstract: A method of forming a plurality of semiconductor devices includes applying a tape material to a back side of a semiconductor device having a silicon layer on the back side and a circuitry layer on the front side, lasing with an infrared laser the silicon layer through the tape material, lasing with a second laser the circuitry layer, and expanding the tape material for form a plurality of semiconductor devices. The second layer may be an ultraviolet laser. The lasers may be irradiated in a pattern on the bottom side and the top side. The second layer may form a groove in the circuitry layer that does not penetrate the silicon layer. The infrared laser may cleave a portion of the silicon lattice of the silicon layer. A coating may be applied to the circuitry layer prior to being irradiated with the second laser.

Abstract: An actuation configuration including a baffle having an opening, a plug comprising a plug material extrudable into the opening and compactable therein to hold a differential across the baffle. A borehole system including a housing, a seat in the housing presenting an opening, a plug comprising a plug material extrudable into the opening and compactable therein to hold a differential across seat. A method for treating a borehole including running a plug onto a baffle, extruding plug material into an opening of the baffle, compacting the plug material in the opening to support a target differential pressure across the baffle, and actuating a borehole tool. A method for treating a borehole including running a deformable plug through a restriction, landing the plug on a seat having an opening, compacting material of the deformable plug into the opening to support a differential pressure thereacross, actuating a borehole tool.

Abstract: Methods and apparatus are provided for processing information items. Processing comprises one of context filtering, context prioritizing, or both context filtering and context prioritizing. In some embodiments the set of context items from which processing criteria are derived includes a user's calendar of appointments, schedule changes, exceptions, and the like.

Abstract: A method and system for dynamically sizing a dedicated memory in a shared memory buffer architecture. At initial boot, system BIOS programs control register to allocate a dedicated memory of a desired size. The size of the dedicated memory allocated is dependent on the performance requirements. If after initial boot, the performance requirements change, it may necessitate a change in dedicated memory size. By reprogramming the control registers, the dedicated memory size is dynamically changed without any manual manipulation of internal components.

Abstract: A method and system for dynamically sizing a dedicated memory in a shared memory buffer architecture. At initial boot, system BIOS programs control register to allocate a dedicated memory of a desired size. The size of the dedicated memory allocated is dependent on the performance requirements. If after initial boot, the performance requirements change, it may necessitate a change in dedicated memory size. By reprogramming the control registers, the dedicated memory size is dynamically changed without any manual manipulation of internal components.

Abstract: A method and system for allowing an arbitrary operating boot in a shared memory buffer architecture system. A chipset including a memory controller, a bridge, and an arbitration unit is used to control access to a shared physical memory. The physical memory is divided between the system memory and dedicated memory to be used by one or more devices. A portion of the physical memory is allocated as a dedicated memory for some system device. The remainder of the memory may be allocated as system memory. The allocation is performed by a system BIOS either at initial start up or through system BIOS calls made during initialization of the device to use the dedicated memory. Programmable bits in the chipset are programmed to prevent the memory controller from claiming dedicated memory accesses during the boot of an operating system. Since the operating system's attempts to write to the dedicated memory are not claimed by the memory controller during memory sizing, they are forwarded to an I/O bus.

Abstract: A method for guaranteeing access to a bus master for reads of main memory in a bridge circuit for joining a host processor, main memory, and a PCI bus, by detecting a read with data posted in the posted write buffer, disabling the posted write buffer, disabling access by the host processor for a selected period, detecting the presence of a retry of the read access, and enabling the posted write buffer after detecting an idle bus for the passage of the preselected time.

Abstract: A pipelined CPU executing instructions of variable length, and referencing memory using various data widths. Macroinstruction pipelining is employed (instead of microinstruction pipelining), with queueing between units of the CPU to allow flexibility in instruction execution times. A wide bandwidth is available for memory access; fetching 64-bit data blocks on each cycle. A hierarchical cache arrangement has an improved method of cache set selection, increasing the likelihood of a cache hit. A writeback cache is used (instead of writethrough) and writeback is allowed to proceed even though other accesses are suppressed due to queues being full. A branch prediction method employs a branch history table which records the taken vs. not-taken history of branch opcodes recently used, and uses an empirical algorithm to predict which way the next occurrence of this branch will go, based upon the history table.