Patents by Inventor Nicolas Bailey Cobb
Nicolas Bailey Cobb has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180196349Abstract: A set of original model candidates are first grouped into pairs of original model candidates. A pair of child model candidates is generated for each of the pairs of original model candidates by performing mutation, crossover, or both on the each of the pairs of original model candidates. From the original model candidates and the child model candidates, a set of new model candidates are derived, which includes pairing, based on a similarity function, each child model candidate with one of the corresponding original model candidates; selecting one or both of the model candidates in each of the parent-child pairs based on the similarity function and an objective function as new model candidates; and performing niche clearing to keep a number of the new model candidates in each of niches from exceeding a maximum number. The grouping, generating and deriving operations are then iterated.Type: ApplicationFiled: January 8, 2017Publication date: July 12, 2018Inventors: Huikan Liu, Konstantinos Adam, Nicolas Bailey Cobb
-
Patent number: 9857693Abstract: A set of original model candidates are first divided into groups of original model candidates. Child model candidates are generated by performing crossover on each of the groups of original model candidates without mutation. From the original model candidates and the child model candidates, a set of new model candidates are derived, which includes: selecting a group of new model candidates from each group of the original model candidates and the corresponding child model candidates, selecting an additional new model candidate if adding the additional new model candidate increases overall diversity, and performing niche clearing to keep a number of the new model candidates in each of niches from exceeding a maximum number. The dividing, generating and deriving operations are then iterated. Model caching may be performed by restricting the crossover to the model term level or above.Type: GrantFiled: January 8, 2017Date of Patent: January 2, 2018Assignee: Mentor Graphics CorporationInventors: Huikan Liu, Konstantinos Adam, Nicolas Bailey Cobb
-
Patent number: 8533636Abstract: Aspects of the invention relate to techniques for compensating flare effects in a lithographic process for an array of identical circuits to be fabricated on a wafer. According to various implementations of the invention, a reference circuit is selected from the array of identical circuits and intolerable flare difference regions are determined based on flare difference layers and tolerable flare difference layers. The lithographic process result for the array of identical circuit may be derived from that for the reference circuit and the intolerable flare difference regions.Type: GrantFiled: October 21, 2011Date of Patent: September 10, 2013Assignee: Mentor Graphics CorporationInventors: Sergiy Komirenko, Nicolas Bailey Cobb, Raghu Chalasani
-
Publication number: 20130104091Abstract: Aspects of the invention relate to techniques for compensating flare effects in a lithographic process for an array of identical circuits to be fabricated on a wafer. According to various implementations of the invention, a reference circuit is selected from the array of identical circuits and intolerable flare difference regions are determined based on flare difference layers and tolerable flare difference layers. The lithographic process result for the array of identical circuit may be derived from that for the reference circuit and the intolerable flare difference regions.Type: ApplicationFiled: October 21, 2011Publication date: April 25, 2013Inventors: SERGIY KOMIRENKO, Nicolas Bailey Cobb, Raghu Chalasani
-
Patent number: 7434199Abstract: A method of calculating process conditions for performing optical and process correction (OPC) or other resolution enhancement techniques on a layout design. Process conditions are estimated on a layout database on a substantially uniform grid. Contour curves are created from the estimated process conditions. The contour curves are then compared against the features in the layout to determine edge placement errors. From the edge placement errors, OPC or other corrections for the features can be made.Type: GrantFiled: September 27, 2005Date of Patent: October 7, 2008Inventors: Nicolas Bailey Cobb, Dragos Dudau
-
Patent number: 7367009Abstract: Layout correction is accomplished using a forward mapping technique. Forward mapping refers to mapping of fragments from a reticle layout to a target layout, while backward mapping refers to mapping of fragments from the target layout to the reticle layout. Forward mapping provides a technique for making an unambiguous mapping for each reticle fragment to a corresponding target layout fragment. The mapping does not necessarily provide a one-to-one correspondence between reticle fragments and target layout fragments. That is, multiple reticle layout fragments can map to a single target layout fragment. An edge placement error for the target layout fragments is used to make positioning corrections for the corresponding reticle fragment(s). Edge placement error can be determined, for example, with a simulation process that simulates a manufacturing process using the reticles.Type: GrantFiled: March 24, 2006Date of Patent: April 29, 2008Assignee: Mentor Graphics CorporationInventors: Nicolas Bailey Cobb, Emile Sahouria
-
Publication number: 20070074143Abstract: A method of calculating process conditions for performing optical and process correction (OPC) or other resolution enhancement techniques on a layout design. Process conditions are estimated on a layout database on a substantially uniform grid. Contour curves are created from the estimated process conditions. The contour curves are then compared against the features in the layout to determine edge placement errors. From the edge placement errors, OPC or other corrections for the features can be made.Type: ApplicationFiled: September 27, 2005Publication date: March 29, 2007Inventors: Nicolas Bailey Cobb, Dragos Dudau
-
Patent number: 7028284Abstract: Layout correction is accomplished using a forward mapping technique. Forward mapping refers to mapping of fragments from a reticle layout to a target layout, while backward mapping refers to mapping of fragments from the target layout to the reticle layout. Forward mapping provides a technique for making an unambiguous mapping for each reticle fragment to a corresponding target layout fragment. The mapping does not necessarily provide a one-to-one correspondence between reticle fragments and target layout fragments. That is, multiple reticle layout fragments can map to a single target layout fragment. An edge placement error for the target layout fragments is used to make positioning corrections for the corresponding reticle fragment(s). Edge placement error can be determined, for example, with a simulation process that simulates a manufacturing process using the reticles.Type: GrantFiled: May 15, 2002Date of Patent: April 11, 2006Inventors: Nicolas Bailey Cobb, Emile Sahouria
-
Publication number: 20040221254Abstract: The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines a set of properties for edge fragments. Edge fragments are tagged if they have the set of properties defined by the tag identifier. For instance, tag identifiers may define edge fragments that make up line ends or corners, or tag identifiers may define edge fragments that have predetermined edge placement errors. In various embodiments, functions can be performed on the tagged edge fragments. For instance, rule-based optical proximity correction (OPC) or model-based OPC can be performed on the tagged edge fragments. Other functions may mark tagged edge fragments in a visual display of the IC design, display the number of edge fragments having particular tags in a histogram, or identify particularly complex and error prone regions in the IC design.Type: ApplicationFiled: June 8, 2004Publication date: November 4, 2004Applicant: Mentor Graphics CorporationInventor: Nicolas Bailey Cobb
-
Publication number: 20040216065Abstract: Layout correction is accomplished using a forward mapping technique. Forward mapping refers to mapping of fragments from a reticle layout to a target layout, while backward mapping refers to mapping of fragments from the target layout to the reticle layout. Forward mapping provides a technique for making an unambiguous mapping for each reticle fragment to a corresponding target layout fragment. The mapping does not necessarily provide a one-to-one correspondence between reticle fragments and target layout fragments. That is, multiple reticle layout fragments can map to a single target layout fragment. An edge placement error for the target layout fragments is used to make positioning corrections for the corresponding reticle fragment(s). Edge placement error can be determined, for example, with a simulation process that simulates a manufacturing process using the reticles.Type: ApplicationFiled: May 15, 2002Publication date: October 28, 2004Inventors: Nicolas Bailey Cobb, Emile Sahouria
-
Patent number: 6643616Abstract: Methods and apparatuses for structure prediction based on model curvature are described. A simulation result corresponding to an integrated circuit or other structure is generated. The result includes contour data representing a feature value, for example, height (or intensity) of the structure at various points. Three or more points are used to determine a curvature of the result at a predetermined location. The curvature information can be used to determine boundaries of the structure. For example, when used with an integrated circuit layout, the curvature can be used for optical and process correction (OPC) purposes to modify an integrated circuit layout such that the resulting integrated circuit more closely resembles the designed integrated circuit than would otherwise be possible. In one embodiment, both slope and curvature of the integrated circuit structure are used for OPC purposes.Type: GrantFiled: December 7, 1999Date of Patent: November 4, 2003Inventors: Yuri Granik, Nicolas Bailey Cobb, Franklin Mark Schellenberg
-
Publication number: 20020199157Abstract: The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines a set of properties for edge fragments. Edge fragments are tagged if they have the set of properties defined by the tag identifier. For instance, tag identifiers may define edge fragments that make up line ends or comers, or tag identifiers may define edge fragments that have predetermined edge placement errors. In various embodiments, functions can be performed on the tagged edge fragments. For instance, rule-based optical proximity correction (OPC) or model-based OPC can be performed on the tagged edge fragments. Other functions may mark tagged edge fragments in a visual display of the IC design, display the number of edge fragments having particular tags in a histogram, or identify particularly complex and error prone regions in the IC design.Type: ApplicationFiled: July 23, 2002Publication date: December 26, 2002Inventor: Nicolas Bailey Cobb
-
Patent number: 6467076Abstract: The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines a set of properties for edge fragments. Edge fragments are tagged if they have the set of properties defined by the tag identifier. For instance, tag identifiers may define edge fragments that make up line ends or comers, or tag identifiers may define edge fragments that have predetermined edge placement errors. In various embodiments, functions can be performed on the tagged edge fragments. For instance, rule-based optical proximity correction (OPC) or model-based OPC can be performed on the tagged edge fragments. Other functions may mark tagged edge fragments in a visual display of the IC design, display the number of edge fragments having particular tags in a histogram, or identify particularly complex and error prone regions in the IC design.Type: GrantFiled: April 30, 1999Date of Patent: October 15, 2002Inventor: Nicolas Bailey Cobb
-
Patent number: 6455205Abstract: A method and apparatus for deep sub-micron layout optimization is described. Components of an integrated circuit (IC) design (e.g., gates) can be identified and manufactured using a phase shifting process to improve circuit density and/or performance as compared to a circuit manufactured without using phase shifting processes. In one embodiment, a first mask (e.g., a phase shift mask) is generated that includes the component to be manufactured using the phase shifting process. A second mask (e.g., a trim mask) is also generated to further process the structure created using the first mask. Both masks are defined based on a region (e.g., a diffusion region) in a different layer of the integrated circuit layout than the structure (e.g., the gate) being created with the phase shifting process.Type: GrantFiled: December 13, 2001Date of Patent: September 24, 2002Inventors: Nicolas Bailey Cobb, Kyohei Sakajiri
-
Patent number: 6430737Abstract: Layout correction is accomplished using a forward mapping technique. Forward mapping refers to mapping of fragments from a reticle layout to a target layout, while backward mapping refers to mapping of fragments from the target layout to the reticle layout. Forward mapping provides a technique for making an unambiguous mapping for each reticle fragment to a corresponding target layout fragment. The mapping does not necessarily provide a one-to-one correspondence between reticle fragments and target layout fragments. That is, multiple reticle layout fragments can map to a single target layout fragment. An edge placement error for the target layout fragments is used to make positioning corrections for the corresponding reticle fragment(s). Edge placement error can be determined, for example, with a simulation process that simulates a manufacturing process using the reticles.Type: GrantFiled: July 10, 2000Date of Patent: August 6, 2002Assignee: Mentor Graphics Corp.Inventors: Nicolas Bailey Cobb, Emile Sahouria
-
Patent number: 6425113Abstract: An integrated verification and manufacturability provides more efficient verification of integrated device designs than verification using several different verification tools. The integrated verification and manufacturability includes a hierarchical database to store design data accessed by multiple verification tool components (e.g., layout versus schematic, design rule check, optical process correction, phase shift mask assignment). The hierarchical database includes representations of one or more additional, or intermediate layer structures that are created and used by the verification tool components for operations performed on the design being verified. Use of a single hierarchical database for multiple verification steps streamlines the verification process, which provides an improved verification tool.Type: GrantFiled: June 13, 2000Date of Patent: July 23, 2002Inventors: Leigh C. Anderson, Nicolas Bailey Cobb, Laurence W. Grodd, Emile Sahouria
-
Publication number: 20020081500Abstract: A method and apparatus for deep sub-micron layout optimization is described. Components of an integrated circuit (IC) design (e.g., gates) can be identified and manufactured using a phase shifting process to improve circuit density and/or performance as compared to a circuit manufactured without using phase shifting processes. In one embodiment, a first mask (e.g., a phase shift mask) is generated that includes the component to be manufactured using the phase shifting process. A second mask (e.g., a trim mask) is also generated to further process the structure created using the first mask. Both masks are defined based on a region (e.g., a diffusion region) in a different layer of the integrated circuit layout than the structure (e.g., the gate) being created with the phase shifting process.Type: ApplicationFiled: December 13, 2001Publication date: June 27, 2002Inventors: Nicolas Bailey Cobb, Kyohei Sakajiri
-
Patent number: 6335128Abstract: A method and apparatus for deep sub-micron layout optimization is described. Components of an integrated circuit (IC) design (e.g., gates) can be identified and manufactured using a phase shifting process to improve circuit density and/or performance as compared to a circuit manufactured without using phase shifting processes. In one embodiment, a first mask (e.g., a phase shift mask) is generated that includes the component to be manufactured using the phase shifting process. A second mask (e.g., a trim mask) is also generated to further process the structure created using the first mask. Both masks are defined based on a region (e.g., a diffusion region) in a different layer of the integrated circuit layout than the structure (e.g., the gate) being created with the phase shifting process.Type: GrantFiled: September 28, 1999Date of Patent: January 1, 2002Inventors: Nicolas Bailey Cobb, Kyohei Sakajiri
-
Patent number: 6249904Abstract: The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines properties for edge fragments in the IC design having edge placement distortion due to the proximity of neighboring features. Edge fragments are tagged if they have the properties defined by the tag identifier. Arbitrary assist features are introduced for each tagged edge fragment. Model-based optical and process correction (OPC) is performed on the tagged edge fragments and the corresponding assist features.Type: GrantFiled: April 30, 1999Date of Patent: June 19, 2001Inventor: Nicolas Bailey Cobb