Patents by Inventor Nicolas Grossier
Nicolas Grossier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9448811Abstract: A microprocessor device comprises at least one reset management module. The at least one reset management module is arranged to detect a reset event comprising a first reset level, determine if at least one reset condition has been met upon detection of the reset event comprising the first reset level, and cause a reset of a second reset level upon determining that the at least one reset condition has been met.Type: GrantFiled: November 23, 2011Date of Patent: September 20, 2016Assignees: Freescale Semiconductor, Inc., STMicroelectronics SRLInventors: Carl Culshaw, Thomas Luedeke, Nicolas Grossier
-
Patent number: 8896370Abstract: A voltage regulator bypass circuit to control bypass of a voltage regulator of an integrated circuit device, the voltage regulator bypass circuit including a first voltage detector, a second voltage detector, and circuit. The first voltage detector to detect that a core circuitry voltage level is above a first threshold and to assert a first detect signal at an output in response to the detection. The second voltage detector to detect that an unregulated supply voltage is above a second threshold and to assert a second detect signal at an output in response to the detection. The circuit having a first input coupled to the output of the first voltage detector and a second input coupled to the output of the second voltage detector, the circuit to bypass the voltage regulator in response the output of the latch being cleared.Type: GrantFiled: December 13, 2013Date of Patent: November 25, 2014Assignees: Freescale Semiconductor, Inc., STMicroelectronics SRL, STMicroelectronics Private Ltd.Inventors: Stefano Pietri, Chris C. Dao, Juxiang Ren, Nicolas Grossier, V Srinivasan
-
Publication number: 20140298005Abstract: A microprocessor device comprises at least one reset management module. The at least one reset management module is arranged to detect a reset event comprising a first reset level, determine if at least one reset condition has been met upon detection of the reset event comprising the first reset level, and cause a reset of a second reset level upon determining that the at least one reset condition has been met.Type: ApplicationFiled: November 23, 2011Publication date: October 2, 2014Applicants: ST MICROELECTRONICS S.R.L., FREESCALE SEMICONDUCTOR, INC.Inventors: Carl Culshaw, Thomas Luedeke, Nicolas Grossier
-
Publication number: 20140118036Abstract: A voltage regulator bypass circuit to control bypass of a voltage regulator of an integrated circuit device, the voltage regulator bypass circuit including a first voltage detector, a second voltage detector, and circuit. The first voltage detector to detect that a core circuitry voltage level is above a first threshold and to assert a first detect signal at an output in response to the detection. The second voltage detector to detect that an unregulated supply voltage is above a second threshold and to assert a second detect signal at an output in response to the detection. The circuit having a first input coupled to the output of the first voltage detector and a second input coupled to the output of the second voltage detector, the circuit to bypass the voltage regulator in response the output of the latch being cleared.Type: ApplicationFiled: December 13, 2013Publication date: May 1, 2014Applicants: FREESCALE SEMICONDUCTOR, INC., STMICROELECTRONICS PRIVATE LTD., STMICROELECTRONICS SRLInventors: Stefano Pietri, Chris C. Dao, Juxiang Ren, Nicolas Grossier, V. Srinivasan
-
Publication number: 20130321071Abstract: A voltage regulator bypass circuit to control bypass of a voltage regulator of an integrated circuit device, the voltage regulator bypass circuit including a first voltage detector, a second voltage detector, and circuit. The first voltage detector to detect that a core circuitry voltage level is above a first threshold and to assert a first detect signal at an output in response to the detection. The second voltage detector to detect that an unregulated supply voltage is above a second threshold and to assert a second detect signal at an output in response to the detection. The circuit having a first input coupled to the output of the first voltage detector and a second input coupled to the output of the second voltage detector, the circuit to bypass the voltage regulator in response the output of the latch being cleared.Type: ApplicationFiled: May 29, 2012Publication date: December 5, 2013Applicants: FREESCALE SEMICONDUCTOR, INC., STMICROELECTRONICS PRIVATE LTD., STMICROELECTRONICS SRLInventors: Stefano Pietri, Chris C. Dao, Juxiang Ren, Nicolas Grossier, V. Srinivasan
-
Patent number: 7143247Abstract: A computer system having a plurality of parallel execution pipelines which may generate data for storing in a memory, data from the pipelines may be stored in a queue prior to accessing the memory and the system includes circuitry for reordering data from the different pipelines before inserting onto the queue.Type: GrantFiled: May 2, 2000Date of Patent: November 28, 2006Assignee: STMicroelectronics S.A.Inventor: Nicolas Grossier
-
Publication number: 20060190695Abstract: A system for providing controlled access to a memory area storing code and data, includes a processor cooperating with the memory area. The processor is configured for marking the instructions processed with a field describing the origin of the code being executed, and enabling data access in the memory area only from authorized code. Typically, the processor includes a pipeline emulation block, and the controlled access to said memory area is implemented via the pipeline emulation block. The processor may be a RISC processor, such as an ARM processor, configured for associating with the instructions currently in the pipeline a bit marking if the instruction in question has been executed from an authorized memory area or not.Type: ApplicationFiled: January 30, 2006Publication date: August 24, 2006Applicant: STMicroelectronics S.r.l.Inventor: Nicolas Grossier
-
Publication number: 20060190765Abstract: A system for correcting errors in read-only memory devices by means of memory patches, wherein patch data is used as read data in the place of erroneous data stored at a given location in the memory. The system includes a processing core, such as an ARM processor, adapted to perform opcode accesses as well as data accesses to memory addresses being patched. The processing core is configured for providing different patch-data for correcting errors depending on whether it is performing a code access or a data access to an address being patched.Type: ApplicationFiled: January 30, 2006Publication date: August 24, 2006Applicant: STMicroelectronics S.r.l.Inventors: Nicolas Grossier, Chilakala Kumar, Saverio Pezzini
-
Patent number: 6769049Abstract: A computer memory access controller receives load and store requests from a plurality of parallel execution pipelines and forms queues of store and load addresses. A comparator compares load addresses with store addresses in a store address queue and selects a store before load if an address match is found, but selects a load before a store if no address match is found.Type: GrantFiled: May 2, 2000Date of Patent: July 27, 2004Assignee: STMicroelectronics S.A.Inventors: Bruno Bernard, Nicolas Grossier, Ahmed Dabbagh
-
Patent number: 6701425Abstract: A computer system with parallel execution pipelines and a memory access controller has store address queues holding addresses for store operations, store data queues holding a plurality of data for storing in the memory and load address storage holding addresses for load operations, said access controller including comparator circuitry to compare load addresses received by the controller with addresses in the store address queue and locate any addresses which are the same, each of said addresses including a first set of bits representing a word address together with a second set of byte enable bits and said comparator having circuitry to compare the byte enable bits of two addresses as well as said first set of bits.Type: GrantFiled: May 2, 2000Date of Patent: March 2, 2004Assignee: STMicroelectronics S.A.Inventors: Ahmed Dabbagh, Nicolas Grossier, Bruno Bernard, Pierre-Yves Taloud
-
Patent number: 6553478Abstract: A memory for a computer system that includes a plurality of memory banks which provide an interleaved memory region as well as X and Y memory regions. Each memory access address includes a most significant set of bits indicating which of the interleaved, X, or Y memory regions is to be accessed. Each memory access address also includes a least significant set of bits indicating an address within the bank of the access region. At least one bit in the least significant set is a bank selector and one bit of the most significant set of bits is an X or Y region selector.Type: GrantFiled: May 2, 2000Date of Patent: April 22, 2003Assignee: STMicroelectronics S.A.Inventor: Nicolas Grossier
-
Patent number: 6452857Abstract: A circuit for controlling the storage of data in a memory element including a bistable device having a first input for receiving an address input and a second input for receiving a clock signal and circuitry for receiving the output of the bistable device and the clock signal and providing a write enable signal for the memory, the circuitry being arranged so that the write enable signal is enabled in response to a first transition in the clock signal from a first state to a second state and disabled in response to the clock signal making the next transition back to the first state, the first and next transitions being in the same clock cycle.Type: GrantFiled: May 2, 2000Date of Patent: September 17, 2002Assignee: STMicroelectronics S.A.Inventors: Thomas Alofs, Nicolas Grossier