Abstract: An integrated circuit may include a reconfigurable functional circuit block coupled to a microcontroller. The microcontroller may monitor a trigger register that receives trigger signals at a reconfiguration portion. The trigger signals may initiate corresponding reconfiguration operations by triggering the execution of instructions in a reconfiguration sequence program to load appropriate configuration data to configuration registers. The configuration registers may determine the operating mode of the functional circuit block by activating a subcomponent module in the functional circuit block. By providing a reconfiguration port that has full control of the reconfiguration of the functional circuit block, sensitive information regarding the implementation of the functional circuit block, the microcontroller, and connections therebetween may be protected while simplifying the design process for a custom logic circuit generated based on the reconfigurable functional circuit block.

Abstract: An integrated circuit may include a reconfigurable functional circuit block coupled to a microcontroller. The microcontroller may monitor a trigger register that receives trigger signals at a reconfiguration portion. The trigger signals may initiate corresponding reconfiguration operations by triggering the execution of instructions in a reconfiguration sequence program to load appropriate configuration data to configuration registers. The configuration registers may determine the operating mode of the functional circuit block by activating a subcomponent module in the functional circuit block. By providing a reconfiguration port that has full control of the reconfiguration of the functional circuit block, sensitive information regarding the implementation of the functional circuit block, the microcontroller, and connections therebetween may be protected while simplifying the design process for a custom logic circuit generated based on the reconfigurable functional circuit block.

Abstract: The presently-disclosed solution enables continuous time linear equalizer (CTLE) tuning without needing to perform bit error rate (BER) measurements. Because time consuming BER measurements are avoided, the CTLE tuning may be performed more rapidly as to reduce substantially the time required for link training. Furthermore, this solution re-uses decision feedback equalizer (DFE) adaptation circuitry so as to be highly efficient in its implementation. One embodiment relates to a method that tunes the CTLE based on results from the adaptation of the tap values of the DFE. Another embodiment relates to an apparatus that includes an interface for a control module to control a setting of a CTLE and an adaptation engine for a DFE. The value for the setting of the CTLE is selected using the adapted tap 1 value of the DFE as a figure of merit. Other embodiments and features are also disclosed.