Patents by Inventor Ning Lee
Ning Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137037Abstract: The present disclosure provides a comparator including a non-volatile memory device. The comparator is configured to compare an analog input voltage and a reference voltage and produce a digital output indicative of the comparison result. The digital output may represent a resistance state of the non-volatile memory device in response to the application of the reference voltage and the analog input voltage to the comparator. The present disclosure further provides analog-to-digital converters (ADCs) utilizing the comparator. The non-volatile memory device includes, for example, a memristor device, an MRAM (Magnetoresistive random access memory) device, a phase-change memory (PCM) device, a floating gate, a spintronic device, etc.Type: ApplicationFiled: December 28, 2022Publication date: April 25, 2024Applicant: TetraMem Inc.Inventors: Ning Ge, Hengfang Zhu, Sangsoo Lee, Wenbo Yin
-
Publication number: 20240137038Abstract: The present disclosure provides a voltage divider circuit utilizing non-volatile memory devices. The non-volatile memory device may include, for example, a memristor device, an MRAM (Magnetoresistive random access memory) device, a phase-change memory (PCM) device, a floating gate, a spintronic device, etc. The voltage divider circuit may include one or more first non-volatile memory devices that form a resistor ladder. The resistor ladder may produce a plurality of reference voltages when the resistor ladder is connected between two voltages.Type: ApplicationFiled: January 18, 2023Publication date: April 25, 2024Applicant: TetraMem Inc.Inventors: Ning Ge, Hengfang Zhu, Sangsoo Lee, Wenbo Yin
-
Publication number: 20240120207Abstract: A semiconductor package includes a die having a plurality of devices over a first substrate, where the first substrate includes a dopant at a first concentration and the first substrate has a first width along a horizontal direction. The semiconductor package further includes a second substrate fused with the first substrate, where the second substrate includes the dopant at a second concentration greater than the first concentration.Type: ApplicationFiled: February 15, 2023Publication date: April 11, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Lung-Kai Mao, Wen-Hsiung Lu, Pei-Wei Lee, Szu-Hsien Lee, Chieh-Ning Feng
-
Publication number: 20240091300Abstract: Provided are methods and compositions from reprogramming human glial cells into human neurons. The reprogramming is achieved using combinations of compounds that can modify signaling via Transforming growth factor beta (TGF-?), Bone morphogenetic protein (BMP), glycogen synthase kinase 3 (GSK-3), and ?-secretase/Notch pathways. The reprogramming is demonstrated using groups of three or four compounds that are chosen from the group thiazovivin, LDN193189, SB431542, TTNPB, CHIR99021, DAPT, VPA, SAG, purmorphamine. Reprogramming is demonstrated using the group of LDN193189/CHIR99021/DAPT, the group of B431542/CHIR99021/DAPT, the group of LDN193189/DAPT/SB431542, the group of LDN193189/CHIR99021/SB431542, a three drug combination of SB431542/CHIR99021/DAPT. Reprogramming using functional analogs of the compounds is also provided, as are pharmaceutical formulations that contain the drug combinations.Type: ApplicationFiled: November 10, 2023Publication date: March 21, 2024Applicant: THE PENN STATE RESEARCH FOUNDATIONInventors: Gong CHEN, Gang-Yi WU, Lei ZHANG, Jiu-Chao YIN, Hana YEH, Ning-Xin MA, Grace LEE
-
Patent number: 11935880Abstract: A dynamic random access memory (DRAM) device is provided. The DRAM device includes a circuit substrate, a light emitting element, a first light-permeable thermal dissipation element, and a first light blocking element. At least one DRAM chip is disposed on the circuit substrate. The light emitting element is disposed on the circuit substrate and coupled to the circuit substrate. The first light-permeable thermal dissipation element is disposed on the circuit substrate. The first light blocking element is disposed between the first light-permeable thermal dissipation element and the circuit substrate, and the first light blocking element is disposed on the first light-permeable thermal dissipation element.Type: GrantFiled: January 30, 2019Date of Patent: March 19, 2024Assignee: ADATA TECHNOLOGY CO., LTD.Inventors: Tsung-Hsing Kuo, Wen-Tsung Chen, Yu-Ning Lee, Tzu-Jan Tai
-
Patent number: 11852754Abstract: System and method of ultrasound imaging methodology are provided. The system and method can include directing an array to transmit sets of cascaded titled ultrasound waves towards a tissue sample, decoding reflected signals through summing, subtracting, and delay operations. The reflected signals can be reconstructed to provide a final decoded output.Type: GrantFiled: December 5, 2018Date of Patent: December 26, 2023Assignee: Versitech LimitedInventors: Yang Zhang, Yuexin Guo, Wei-Ning Lee
-
Publication number: 20220220463Abstract: The present invention relates to variants of a beta-amylase which have an increased % residual exoamylase activity compared to the parent beta-amylase after heat treatment. The present invention also relates to methods of making the variant beta-amylase and the use of the variant beta-amylase in baking, detergents, personal care products, in the processing of textiles, in pulp and paper processing, in the production of ethanol, lignocellulosic ethanol or syrups and as viscosity breaker in oilfield and mining industries.Type: ApplicationFiled: April 21, 2020Publication date: July 14, 2022Inventors: Hugo URBINA, Kristine W. CHANG, Tuan TRAN, Gina Ning Lee LOWE, Adrienne HUSTON DAVENPORT, Xuqiu TAN, Tong LI, Stefan JENEWEIN, Stefan SEEMAYER, Jochen KUTSCHER
-
Patent number: 11199197Abstract: A centrifugal fan is provided and includes an impeller, a motor, a first case and a second case. The motor is connected with the impeller to drive the impeller to rotate. The first case and the second case are assembled to form an accommodation space for accommodating the impeller and the motor. The first case includes a first side, a first guiding wall, a flow inlet and a flow outlet. The flow inlet is disposed on the first side, the first guiding wall is connected with the first side, and the flow outlet and the flow inlet are located at a same side of the centrifugal fan. The second case includes a second side and a second guiding wall connected with the second side. The first guiding wall and the second guiding wall are assembled to form a flow guiding channel, which has cross-sectional areas with different sizes.Type: GrantFiled: February 18, 2020Date of Patent: December 14, 2021Assignee: DELTA ELECTRONICS, INC.Inventors: Chao-Fu Yang, Shao-Ning Lee, Chih-Chung Chen, Shun-Chen Chang, Kuo-Tung Hsu
-
Publication number: 20210385415Abstract: An image inspection device has a platform, a controlling unit, multiple image capture units, and a discharging unit. The platform has a carrier being capable of rotating for carrying products under inspection. The controlling unit is capable of controlling rotation of the carrier. The image capture units are disposed around the platform and electrically connected to the controlling unit. Each image capture unit has a zoom lens electrically connected to the controlling unit for transmitting digital information of images captured by the zoom lens to the controlling unit. The discharging unit is configured to move the products under inspection away from the carrier and electrically connected to the controlling unit.Type: ApplicationFiled: June 3, 2020Publication date: December 9, 2021Inventors: YI-NING LEE, YING-NAN CHEN
-
Patent number: 11196967Abstract: An image inspection device has a platform, a controlling unit, multiple image capture units, and a discharging unit. The platform has a carrier being capable of rotating for carrying products under inspection. The controlling unit is capable of controlling rotation of the carrier. The image capture units are disposed around the platform and electrically connected to the controlling unit. Each image capture unit has a zoom lens electrically connected to the controlling unit for transmitting digital information of images captured by the zoom lens to the controlling unit. The discharging unit is configured to move the products under inspection away from the carrier and electrically connected to the controlling unit.Type: GrantFiled: June 3, 2020Date of Patent: December 7, 2021Assignees: He Tong Technology Co., Ltd., Wen Chin Technology Co., Ltd.Inventors: Yi-Ning Lee, Ying-Nan Chen
-
Publication number: 20210115668Abstract: A solid cement construction panel includes an interior core filling sandwiched between two exterior faces to form a composite panel. The interior core filling is constructed to have a high strength cement, EPS (expanded polystyrene) foam, fly ash, sand particles and water, wherein the interior core filling has properties of heat preservation and soundproof. Each of the exterior faces is made of fiber reinforced material having properties of light weight, heat insulation, fireproof, and waterproof and moisture-proof.Type: ApplicationFiled: October 22, 2019Publication date: April 22, 2021Inventors: Tony Ning LEE, Florence Jiean LEE
-
Publication number: 20210071682Abstract: A centrifugal fan is provided and includes an impeller, a motor, a first case and a second case. The motor is connected with the impeller to drive the impeller to rotate. The first case and the second case are assembled to form an accommodation space for accommodating the impeller and the motor. The first case includes a first side, a first guiding wall, a flow inlet and a flow outlet. The flow inlet is disposed on the first side, the first guiding wall is connected with the first side, and the flow outlet and the flow inlet are located at a same side of the centrifugal fan. The second case includes a second side and a second guiding wall connected with the second side. The first guiding wall and the second guiding wall are assembled to form a flow guiding channel, which has cross-sectional areas with different sizes.Type: ApplicationFiled: February 18, 2020Publication date: March 11, 2021Inventors: Chao-Fu Yang, Shao-Ning Lee, Chih-Chung Chen, Shun-Chen Chang, Kuo-Tung Hsu
-
Publication number: 20210035964Abstract: A dynamic random access memory (DRAM) device is provided. The DRAM device includes a circuit substrate, a light emitting element, a first light-permeable thermal dissipation element, and a first light blocking element. At least one DRAM chip is disposed on the circuit substrate. The light emitting element is disposed on the circuit substrate and coupled to the circuit substrate. The first light-permeable thermal dissipation element is disposed on the circuit substrate. The first light blocking element is disposed between the first light-permeable thermal dissipation element and the circuit substrate, and the first light blocking element is disposed on the first light-permeable thermal dissipation element.Type: ApplicationFiled: January 30, 2019Publication date: February 4, 2021Inventors: TSUNG-HSING KUO, Wen-Tsung Chen, Yu-Ning Lee, TZU-JAN TAI
-
Publication number: 20210000450Abstract: System and method of ultrasound imaging methodology are provided. The system and method can include directing an array to transmit sets of cascaded titled ultrasound waves towards a tissue sample, decoding reflected signals through summing, subtracting, and delay operations. The reflected signals can be reconstructed to provide a final decoded output.Type: ApplicationFiled: December 5, 2018Publication date: January 7, 2021Inventors: Yang ZHANG, Yuexin GUO, Wei-Ning LEE
-
Patent number: 10146215Abstract: A method for monitoring a process in a semiconductor processing facility and a monitor system are provided. A plurality of wafers are processed according to a process. Data on the processing is collected, and the collecting includes, for each wafer of the plurality of wafers, determining that a processing event has occurred, and recording a time associated with the processing event. An amount of time between the recorded times is calculated for consecutively processed wafers. A set of control limits for the process is determined based on the calculated amounts of time. The set of control limits define a range of acceptable values for the amount of time. Second wafers are processed according to the process. A problem in the processing of the second wafers is identified based on the set of control limits. The problem is identified as the second wafers are being processed.Type: GrantFiled: November 27, 2013Date of Patent: December 4, 2018Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chih-Wei Huang, Feng-Ning Lee
-
Patent number: 9659802Abstract: A method comprises transferring a wafer carrier to or from an overhead hoist transfer (OHT) system using a conveyor. The method also comprises transferring the wafer carrier between the conveyor and an overhead shuttle (OHS) system using a cross-system transport apparatus. The method further comprises generating control signals using a controller to control at least one of the cross-system transport apparatus, the conveyor, or the loading or unloading of the wafer carrier at the OHT or the OHS. The cross-system transport apparatus comprises a lifting device configured to raise or lower the wafer carrier. The transferring of the wafer carrier between the conveyor and the OHS system comprises one or more of lifting or lowering the wafer carrier.Type: GrantFiled: February 18, 2015Date of Patent: May 23, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Cheng Wang, Feng-Ning Lee
-
Patent number: 9630927Abstract: A method is provided. The method includes: assigning a buffer to a first wafer lot comprising a plurality of wafers according to a first trigger event associated with an equipment; and assigning a transporter to a second wafer lot comprising a plurality of wafers according to a second trigger event associated with the equipment.Type: GrantFiled: January 17, 2014Date of Patent: April 25, 2017Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Wei-Pin Huang, Wen-Chi Chien, Bing-Yuan Cheng, Feng-Ning Lee, Wei-Cheng Wang
-
Patent number: 9576834Abstract: A stocker includes a storage shelf, an output-relay shelf, a first crane, an output shelf, a second crane, and a controller. The storage shelf has a plurality of storage spaces. The output-relay shelf has a plurality of first output-relay spaces. The output shelf has an output space. The controller is configured to drive the first crane to preferentially transfer a first wafer carrier stored in one of the storage spaces to an empty one of the first output-relay spaces according to a delivery command defining a high priority of the first wafer carrier, and configured to drive the second crane to preferentially transfer the first wafer carrier from the first output-relay space storing the first wafer carrier to the output space according to the delivery command if the output space is empty.Type: GrantFiled: March 16, 2015Date of Patent: February 21, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei-Cheng Wang, Feng-Ning Lee, Bing-Yuan Cheng
-
Publication number: 20160276194Abstract: A stocker includes a storage shelf, an output-relay shelf, a first crane, an output shelf, a second crane, and a controller. The storage shelf has a plurality of storage spaces. The output-relay shelf has a plurality of first output-relay spaces. The output shelf has an output space. The controller is configured to drive the first crane to preferentially transfer a first wafer carrier stored in one of the storage spaces to an empty one of the first output-relay spaces according to a delivery command defining a high priority of the first wafer carrier, and configured to drive the second crane to preferentially transfer the first wafer carrier from the first output-relay space storing the first wafer carrier to the output space according to the delivery command if the output space is empty.Type: ApplicationFiled: March 16, 2015Publication date: September 22, 2016Inventors: Wei-Cheng WANG, Feng-Ning LEE, Bing-Yuan CHENG
-
Publication number: 20150206734Abstract: A method is provided. The method includes: assigning a buffer to a first wafer lot comprising a plurality of wafers according to a first trigger event associated with an equipment; and assigning a transporter to a second wafer lot comprising a plurality of wafers according to a second trigger event associated with the equipment.Type: ApplicationFiled: January 17, 2014Publication date: July 23, 2015Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: WEI-PIN HUANG, WEN-CHI CHIEN, BING-YUAN CHENG, FENG-NING LEE, WEI-CHENG WANG