Patents by Inventor Nir Dahan
Nir Dahan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11714480Abstract: A voltage regulator circuit included in a computer system may generate a voltage level on a power supply signal using a source power supply signal and based initial values of one or more operation parameters derived from wafer-level test data. One or more operation characteristics of the voltage regulator circuit may be sampled, by a measurement circuit, at multiple time points to generated measurement data. A control circuit may adapt operation of the voltage regulator circuit based on the measurement data.Type: GrantFiled: October 12, 2021Date of Patent: August 1, 2023Assignee: Apple Inc.Inventors: Jay B. Fletcher, Karthik Manickam, Bo Yang, Vincent R. von Kaenel, Shawn Searles, Hubert Attah, Nir Dahan, Olivier Girard
-
Publication number: 20220107680Abstract: A voltage regulator circuit included in a computer system may generate a voltage level on a power supply signal using a source power supply signal and based initial values of one or more operation parameters derived from wafer-level test data. One or more operation characteristics of the voltage regulator circuit may be sampled, by a measurement circuit, at multiple time points to generated measurement data. A control circuit may adapt operation of the voltage regulator circuit based on the measurement data.Type: ApplicationFiled: October 12, 2021Publication date: April 7, 2022Inventors: Jay B. Fletcher, Karthik Manickam, Bo Yang, Vincent R. von Kaenel, Shawn Searles, Hubert Attah, Nir Dahan, Olivier Girard
-
Patent number: 11144110Abstract: A voltage regulator circuit included in a computer system may generate a voltage level on a power supply signal using a source power supply signal and based initial values of one or more operation parameters derived from wafer-level test data. One or more operation characteristics of the voltage regulator circuit may be sampled, by a measurement circuit, at multiple time points to generated measurement data. A control circuit may adapt operation of the voltage regulator circuit based on the measurement data.Type: GrantFiled: July 19, 2018Date of Patent: October 12, 2021Assignee: Apple Inc.Inventors: Jay B. Fletcher, Karthik Manickam, Bo Yang, Vincent R. von Kaenel, Shawn Searles, Hubert Attah, Nir Dahan, Olivier Girard
-
Publication number: 20200026345Abstract: A voltage regulator circuit included in a computer system may generate a voltage level on a power supply signal using a source power supply signal and based initial values of one or more operation parameters derived from wafer-level test data. One or more operation characteristics of the voltage regulator circuit may be sampled, by a measurement circuit, at multiple time points to generated measurement data. A control circuit may adapt operation of the voltage regulator circuit based on the measurement data.Type: ApplicationFiled: July 19, 2018Publication date: January 23, 2020Inventors: Jay B. Fletcher, Karthik Manickam, Bo Yang, Vincent R. von Kaenel, Shawn Searles, Hubert Attah, Nir Dahan, Olivier Girard
-
Patent number: 9455717Abstract: The present document relates to a digital counter providing counting information comprising at least a first and a second counting module, said counting modules being serially coupled forming a counting module chain; each counting module comprising at least a first and a second digital storage cell, each counting module providing module counting information comprising a width of at least two bits; the counting modules being adapted to change only one bit of said module counting information between two successive counting states; wherein the counting modules are coupled such that the start of counting of the second counting module is triggered by the first counting module if said first counting module once has passed through its possible counting states.Type: GrantFiled: August 7, 2014Date of Patent: September 27, 2016Assignee: Dialog Semiconductor (UK) LimitedInventor: Nir Dahan
-
Patent number: 9158043Abstract: A method for space-variant manipulating of thermal emission from a surface of a material that supports surface waves includes providing a grating with a spatially varying grating parameter on the surface of the material.Type: GrantFiled: September 12, 2012Date of Patent: October 13, 2015Assignee: TECHNION RESEARCH & DEVELOPMENT FOUNDATION LTD.Inventors: Erez Hasman, Nir Dahan, Avi Niv, Gabriel Biener, Vladimir Kleiner
-
Publication number: 20150207511Abstract: The present document relates to a digital counter providing counting information comprising at least a first and a second counting module, said counting modules being serially coupled forming a counting module chain; each counting module comprising at least a first and a second digital storage cell, each counting module providing module counting information comprising a width of at least two bits; the counting modules being adapted to change only one bit of said module counting information between two successive counting states; wherein the counting modules are coupled such that the start of counting of the second counting module is triggered by the first counting module if said first counting module once has passed through its possible counting states.Type: ApplicationFiled: August 7, 2014Publication date: July 23, 2015Inventor: Nir Dahan
-
Patent number: 8867684Abstract: An apparatus for synchronizing an incoming signal with a clock signal comprises two or more synchronizer circuits, wherein each synchronizer circuit receives the incoming signal and the clock signal. Each synchronizer circuit generates a synchronized signal, wherein the state of each synchronized signal changes on a different phase of said clock signal in response to a change of the state of said incoming signal. A decision mechanism circuit receives the synchronized signals generated by each synchronizer circuit, wherein the decision mechanism circuit determines the output signal in response to the change of the state of the incoming signal. The decision mechanism circuit further comprises a memory element having a state which is set according to a previously detected state of said signal, wherein the output signal is determined according to the state of the memory element.Type: GrantFiled: September 5, 2013Date of Patent: October 21, 2014Assignee: Dialog Semiconductor GmbHInventor: Nir Dahan
-
Publication number: 20140205047Abstract: An apparatus for synchronizing an incoming signal with a clock signal comprises two or more synchronizer circuits, wherein each synchronizer circuit receives the incoming signal and the clock signal. Each synchronizer circuit generates a synchronized signal, wherein the state of each synchronized signal changes on a different phase of said clock signal in response to a change of the state of said incoming signal. A decision mechanism circuit receives the synchronized signals generated by each synchronizer circuit, wherein the decision mechanism circuit determines the output signal in response to the change of the state of the incoming signal. The decision mechanism circuit further comprises a memory element having a state which is set according to a previously detected state of said signal, wherein the output signal is determined according to the state of the memory element.Type: ApplicationFiled: September 5, 2013Publication date: July 24, 2014Applicant: Dialog Semiconductor GmbHInventor: Nir Dahan
-
Patent number: 8558589Abstract: The present disclosure provides circuitry and a method for digital clock generation including the generation of integer and non-integer sub clocks. The proposed method provides simplified constant signal propagation and low skew in the divided clock path independent of division factor. Also provided is a simplified mechanism for generating low power clock patterns divided down by factors which are non-integer, phase-shifted, repeated pulse trains, dynamically changing and glitch-free.Type: GrantFiled: February 22, 2012Date of Patent: October 15, 2013Assignee: Dialog Semiconductor GmbHInventors: Nir Dahan, Kevin Graham Allen
-
Publication number: 20130214826Abstract: The present disclosure provides circuitry and a method for digital clock generation including the generation of integer and non-integer sub clocks. The proposed method provides simplified constant signal propagation and low skew in the divided clock path independent of division factor. Also provided is a simplified mechanism for generating low power clock patterns divided down by factors which are non-integer, phase-shifted, repeated pulse trains, dynamically changing and glitch-free.Type: ApplicationFiled: February 22, 2012Publication date: August 22, 2013Applicant: Dialog Semiconductor GmbHInventors: Nir Dahan, Kevin Graham Allen
-
Publication number: 20130027777Abstract: A method for space-variant manipulating of thermal emission from a surface of a material that supports surface waves includes providing a grating with a spatially varying grating parameter on the surface of the material.Type: ApplicationFiled: September 12, 2012Publication date: January 31, 2013Inventors: Erez Hasman, Nir Dahan, Avi Niv, Gabriel Biener, Vladimir Kleiner
-
Patent number: 8274738Abstract: A method for Space-variant polarization manipulation of enhanced nondirectional thermal emission in a narrow spectral peak is disclosed, comprising providing a subwavelength grating irradiating non-directional thermal emission on the grating and discretely controlling the local orientation of the grating.Type: GrantFiled: May 4, 2006Date of Patent: September 25, 2012Assignee: Technion Research & Development Foundation Ltd.Inventors: Erez Hasman, Nir Dahan, Avi Niv, Gabriel Biener, Vladimir Kleiner
-
Patent number: 7991104Abstract: A modular Gray code counter of arbitrary bit length having identical Gray code counter cells in every bit position. Each cell comprises a Toggle Flop and logic which triggers the Toggle Flop and sets the state of the Gray code counter cell. The two outputs of a cell feed two inputs of the next more significant cell. A parity flip-flop provides odd parity, and as a third input to the cell together with the other two inputs determines the state of the cell.Type: GrantFiled: May 6, 2010Date of Patent: August 2, 2011Assignee: Dialog Semiconductor GmbHInventor: Nir Dahan
-
Patent number: 7738570Abstract: Embodiments of the invention provide methods and apparatus for transferring information from a sender to a receiver, a symbol is selected out of a plurality of symbols representing the information, wherein each of the plurality of symbols representing the information comprises a number of digits, the number of digits equaling a number of parallel lines coupling the sender and the receiver. The digits of the selected symbol are sent from the sender to the receiver, wherein, via each of the number of lines, a signal representing one of the number of digits of the selected symbol is transferred. In the step of selecting a symbol, the symbol is selected such that the symbol differs from a lastly transferred symbol by one digit.Type: GrantFiled: December 22, 2006Date of Patent: June 15, 2010Assignee: Qimonda AGInventor: Nir Dahan
-
Publication number: 20090009856Abstract: A method for Space-variant polarization manipulation of enhanced nondirectional thermal emission in a narrow spectral peak is disclosed, comprising providing a subwavelength grating irradiating non-directional thermal emission on the grating and discretely controlling the local orientation of the grating.Type: ApplicationFiled: May 4, 2006Publication date: January 8, 2009Inventors: Erez Hasman, Nir Dahan, Avi Niv, Gabriel Biener, Vladimir Kleiner
-
Publication number: 20080152026Abstract: Embodiments of the invention provide methods and apparatus for transferring information from a sender to a receiver, a symbol is selected out of a plurality of symbols representing the information, wherein each of the plurality of symbols representing the information comprises a number of digits, the number of digits equaling a number of parallel lines coupling the sender and the receiver. The digits of the selected symbol are sent from the sender to the receiver, wherein, via each of the number of lines, a signal representing one of the number of digits of the selected symbol is transferred. In the step of selecting a symbol, the symbol is selected such that the symbol differs from a lastly transferred symbol by one digit.Type: ApplicationFiled: December 22, 2006Publication date: June 26, 2008Inventor: NIR DAHAN