Patents by Inventor Nirmal Chaudhary
Nirmal Chaudhary has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10559594Abstract: A new architecture to fabricate high-rise fully monolithic three-dimensional Integrated-Circuits (3D-ICs) is described. It has the major advantage over all known prior arts in that it substantially reduces RC-delays and fully eliminates or very substantially reduces the large and bulky electrically conductive Through-Silicon-VIAS in a monolithic 3D integration. This enables the 3D-ICs to have faster operational speed with denser device integration.Type: GrantFiled: April 11, 2017Date of Patent: February 11, 2020Inventors: Ahmad Tarakji, Nirmal Chaudhary
-
Publication number: 20180294284Abstract: Method to fabricate high-rise three-dimensional Integrated-Circuits (3D-ICs) is described. It has the major advantage over all the other known methods and prior arts to fabricate or manufacture 3D-ICs in that it substantially reduces RC-delays and fully eliminates or very substantially reduces the large and bulky electrically conductive Through-Silicon-VIAs in monolithic 3D integration. This enables the 3D-ICs to have faster operational speed with denser device integration.Type: ApplicationFiled: April 11, 2017Publication date: October 11, 2018Inventors: Ahmad Tarakji, Nirmal Chaudhary
-
Patent number: 8390080Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: GrantFiled: October 3, 2008Date of Patent: March 5, 2013Assignee: Infineon Technologies AGInventors: Hong-Jyh Li, Nirmal Chaudhary
-
Patent number: 8085518Abstract: An electronic circuit and method for producing the electronic circuit, where the electronic circuit includes a functional circuit including at least one multigate functional field effect transistor and an ESD protection circuit including at least one multigate ESD protection field effect transistor. The multigate protection field effect transistor is a transistor that is partially depleted of electrical charge carriers, and the trigger voltage of the multigate protection field effect transistor is less than the trigger voltage of the multigate functional field effect transistor.Type: GrantFiled: May 18, 2006Date of Patent: December 27, 2011Assignee: Infineon Technologies AGInventors: Nirmal Chaudhary, Christian Russ, Thomas Schulz
-
Publication number: 20090026555Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: ApplicationFiled: October 3, 2008Publication date: January 29, 2009Inventors: Hong-Jyh Li, Nirmal Chaudhary
-
Patent number: 7446379Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: GrantFiled: February 11, 2005Date of Patent: November 4, 2008Assignee: Infineon Technologies AGInventors: Hong-Jyh Li, Nirmal Chaudhary
-
Patent number: 7094650Abstract: In a method of forming a semiconductor device, a self-planarizing conductive layer is formed over a substrate that includes a topography having sharp drop-offs. The self-planarizing conductive layer is characterized by a substantially flatter surface than the underlying topography. As a result of the self-planarizing layer, a masking layer having a more uniform thickness may be formed over the conductive layer. Because the masking layer has a more uniform thickness, the masking layer may easily be patterned without causing damage to the underlying materials. These techniques may be used to fabricate, among other things, a FinFET without parasitic spacers formed around the fins and the source/drain regions.Type: GrantFiled: January 20, 2005Date of Patent: August 22, 2006Assignees: Infineon Technologies AG, Texas Instruments IncorporatedInventors: Nirmal Chaudhary, Thomas Schulz, Weize Xiong, Craig Huffman
-
Publication number: 20060160312Abstract: In a method of forming a semiconductor device, a self-planarizing conductive layer is formed over a substrate that includes a topography having sharp drop-offs. The self-planarizing conductive layer is characterized by a substantially flatter surface than the underlying topography. As a result of the self-planarizing layer, a masking layer having a more uniform thickness may be formed over the conductive layer. Because the masking layer has a more uniform thickness, the masking layer may easily be patterned without causing damage to the underlying materials. These techniques may be used to fabricate, among other things, a FinFET without parasitic spacers formed around the fins and the source/drain regions.Type: ApplicationFiled: January 20, 2005Publication date: July 20, 2006Inventors: Nirmal Chaudhary, Thomas Schulz, Weize Xiong, Craig Huffman
-
Publication number: 20050205896Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: ApplicationFiled: February 11, 2005Publication date: September 22, 2005Inventors: Hong-Jyh Li, Nirmal Chaudhary
-
Patent number: 6921691Abstract: A transistor and method of manufacturing thereof. A gate dielectric and gate are formed over a workpiece, and the source and drain regions of a transistor are recessed. The recesses are filled with a dopant-bearing metal, and a low-temperature anneal process is used to form doped regions within the workpiece adjacent the dopant-bearing metal regions. A transistor having a small effective oxide thickness and a well-controlled junction depth is formed.Type: GrantFiled: March 18, 2004Date of Patent: July 26, 2005Assignee: Infineon Technologies AGInventors: Hong-Jyh Li, Nirmal Chaudhary
-
Patent number: 6551874Abstract: A nitride hard mask (230) is used to isolate active areas of a DRAM cell. The shallow trench isolation (STI) method includes forming memory cells comprising deep trenches (216) on a semiconductor wafer (200). The memory cell deep trenches (216) are separated from active areas (212) by a region of substrate (212). A nitride hard mask (230) is formed over the semiconductor wafer (200). The wafer (200) is patterned with the nitride hard mask (230), and the wafer (200) is etched to remove the region of substrate (212) between the deep trenches and active areas to provide shallow trench isolation. An etch chemistry selective to the nitride hard mask (230) is used.Type: GrantFiled: June 22, 2001Date of Patent: April 22, 2003Assignee: Infineon Technologies, AGInventors: John Pohl, Nirmal Chaudhary, Veit Klee, Tobias Mono, Paul Schroeder
-
Publication number: 20030045051Abstract: A nitride hard mask (230) is used to isolate active areas of a DRAM cell. The shallow trench isolation (STI) method includes forming memory cells comprising deep trenches (216) on a semiconductor wafer (200). The memory cell deep trenches (216) are separated from active areas (212) by a region of substrate (212). A nitride hard mask (230) is formed over the semiconductor wafer (200). The wafer (200) is patterned with the nitride hard mask (230), and the wafer (200) is etched to remove the region of substrate (212) between the deep trenches and active areas to provide shallow trench isolation. An etch chemistry selective to the nitride hard mask (230) is used.Type: ApplicationFiled: June 22, 2001Publication date: March 6, 2003Applicant: Infineon Technologies North America Corp.Inventors: John Pohl, Nirmal Chaudhary, Veit Klee, Tobias Mono, Paul Schroeder
-
Patent number: 6486015Abstract: Reactive ion etch (RIE) selectivity during etching of a feature nearby embedded structure is improved by using a silicon oxynitride layer formed with carbonization throughout layer.Type: GrantFiled: April 25, 2000Date of Patent: November 26, 2002Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Nirmal Chaudhary, Richard A. Conti
-
Patent number: 6365328Abstract: A method for forming an electrode. The method includes forming a conductive plug through a first dielectric layer. The plug extends from an upper surface of the first dielectric layer to a contact region in a semiconductor substrate. The electrode is formed photolithographically, misalignment of a mask registration in the photolithography resulting in exposing surface portions of the barrier contact. A second dielectric layer is deposited over the first dielectric layer, over side portions and top portions of the formed electrode, and over the exposed portions of barrier contact. A sacrificial material is provided on portions of the second dielectric layer disposed on lower sides of the, electrode, on portions of the second dielectric layer disposed on the first dielectric layer, and on said exposed portions of the barrier contact while exposing portions of the second dielectric layer on the top portions and upper side portions of the formed electrode.Type: GrantFiled: March 10, 2000Date of Patent: April 2, 2002Assignees: Infineon Technologies North America Corp., International Business Machines CorporationInventors: Hua Shen, David Kotecki, Satish Athavale, Jenny Lian, Laertis Economikos, Fen F. Jamin, Gerhard Kunkel, Nirmal Chaudhary
-
Patent number: 6232233Abstract: A method, in an RF-based plasma processing chamber 600, for performing a planarization etch and a recess etch of a first layer on a semiconductor wafer 614. The method includes placing the semiconductor wafer, including a trench formed therein, into the plasma processing chamber. The method also includes depositing the first layer over a surface of the semiconductor and into the trench. There is further included performing the planarization etch to substantially planarize the first layer in the plasma processing chamber, the planarization etch being performed with a first ion density level. Additionally, there is included performing, using the plasma processing chamber, the recess etch on the first layer to recess the first layer within the trench. The recess etch is performed with a second ion density level in the plasma processing chamber, with the second ion density level being higher than the first ion density level.Type: GrantFiled: September 30, 1997Date of Patent: May 15, 2001Assignee: Siemens AktiengesellschaftInventor: Nirmal Chaudhary
-
Patent number: 6184134Abstract: An all dry, low temperature process, for complete removal of organics and inorganic residues after metal etch of a microelectronic device comprising: rinsing a microelectronic device having a metallization layer after metal etch with a solution of ammonium hydroxide and hydrogen peroxide; subjecting the rinsed metallization layer to a low temperature GaSonics cleaning by exposing photoresist residue surface of the metallization layer to a fluorine containing reactive gas to form volatile compounds in the presence of a radio frequency input followed by photoresist stripping in an oxygen plasma at low temperature; subjecting the low temperature GaSonics treated residue surface to a gaseous SO3 strip at low temperature to remove additional residue; and rinsing the SO3 stripped material with de-ionized water to remove any remaining resist and residue.Type: GrantFiled: February 18, 2000Date of Patent: February 6, 2001Assignee: Infineon Technologies North America Corp.Inventors: Nirmal Chaudhary, Xian J. Ning, George Stojakovic