Patents by Inventor Noboru Ooike
Noboru Ooike has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10685726Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: GrantFiled: November 19, 2019Date of Patent: June 16, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yuichiro Suzuki, Noboru Ooike, Masashi Yoshida
-
Publication number: 20200082893Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: ApplicationFiled: November 19, 2019Publication date: March 12, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Yuichiro SUZUKI, Noboru OOIKE, Masashi YOSHIDA
-
Patent number: 10522233Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: GrantFiled: January 11, 2018Date of Patent: December 31, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yuichiro Suzuki, Noboru Ooike, Masashi Yoshida
-
Patent number: 9990998Abstract: A semiconductor memory device includes a plurality of memory cells, a plurality of word lines, including a word line that is connected to a group of the memory cells, and a control circuit configured to execute a write operation on the memory cells of the group. The write operation includes multiple program loops including a first program loop and a second program loop that is executed at a later time than the first program loop, and for each subsequent program loop, a program voltage that is applied to the first word line is increased from that of a current program loop. The program voltage is increased by a first amount from that of the current program loop if the next program loop is the first program loop and by a second amount that is less than the first amount if the next program loop is the second program loop.Type: GrantFiled: January 19, 2017Date of Patent: June 5, 2018Assignee: Toshiba Memory CorporationInventors: Go Shikata, Noboru Ooike
-
Publication number: 20180137926Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: ApplicationFiled: January 11, 2018Publication date: May 17, 2018Applicant: Toshiba Memory CorporationInventors: Yuichiro Suzuki, Noboru Ooike, Masashi Yoshida
-
Patent number: 9905306Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: GrantFiled: March 10, 2017Date of Patent: February 27, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yuichiro Suzuki, Noboru Ooike, Masashi Yoshida
-
Publication number: 20170337969Abstract: A semiconductor memory device includes a plurality of memory cells, a plurality of word lines, including a word line that is connected to a group of the memory cells, and a control circuit configured to execute a write operation on the memory cells of the group. The write operation includes multiple program loops including a first program loop and a second program loop that is executed at a later time than the first program loop, and for each subsequent program loop, a program voltage that is applied to the first word line is increased from that of a current program loop. The program voltage is increased by a first amount from that of the current program loop if the next program loop is the first program loop and by a second amount that is less than the first amount if the next program loop is the second program loop.Type: ApplicationFiled: January 19, 2017Publication date: November 23, 2017Inventors: Go SHIKATA, Noboru OOIKE
-
Publication number: 20170271025Abstract: According to one embodiment, a semiconductor storage device includes: a NAND string with a first set of memory cells including a first memory cell; and a second set of memory cells including a second memory cell disposed above the first memory cell. The number of memory cells included in the first set is different from that of memory cells included in the second set. During a program verify operation when a data item of a level is written to a memory cell of the first set and a memory cell of the second set, a first verify voltage is applied to the gate of the memory cell of the first set and a second verify voltage different from the first verify voltage is applied to the gate of the memory cell of the second set.Type: ApplicationFiled: March 10, 2017Publication date: September 21, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yuichiro SUZUKI, Noboru OOIKE, Masashi YOSHIDA
-
Nonvolatile semiconductor memory device including a plurality of NAND strings in a memory cell array
Patent number: 9293212Abstract: A nonvolatile semiconductor memory device according to one embodiment includes a control circuit. The control circuit is configured to apply, when reading data of a first selected memory cell provided in a ROM area, a first read voltage to a first selected word line, and apply a first read pass voltage lower than a second read pass voltage to a first non-selected word line, thus allowing for the ROM area reading operation of reading a threshold voltage set in the first selected memory cell. The control circuit is configured to apply, when reading data of a second selected memory cell provided in a normal storage area, a second read voltage to a second selected word line, and apply the second read pass voltage to a second non-selected word line, thus allowing for a normal storage area reading operation of reading a threshold voltage set in the second selected memory cell.Type: GrantFiled: June 5, 2014Date of Patent: March 22, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroe Minagawa, Noboru Ooike -
Publication number: 20150262688Abstract: A nonvolatile semiconductor memory device according to one embodiment includes a control circuit. The control circuit is configured to apply, when reading data of a first selected memory cell provided in a ROM area, a first read voltage to a first selected word line, and apply a first read pass voltage lower than a second read pass voltage to a first non-selected word line, thus allowing for the ROM area reading operation of reading a threshold voltage set in the first selected memory cell. The control circuit is configured to apply, when reading data of a second selected memory cell provided in a normal storage area, a second read voltage to a second selected word line, and apply the second read pass voltage to a second non-selected word line, thus allowing for a normal storage area reading operation of reading a threshold voltage set in the second selected memory cell.Type: ApplicationFiled: June 5, 2014Publication date: September 17, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroe MINAGAWA, Noboru Ooike
-
Patent number: 8598649Abstract: A nonvolatile semiconductor memory device according to embodiment includes: a semiconductor substrate having an upper portion being partitioned into a plurality of semiconductor portions extending in a first direction; a charge storage film provided on the semiconductor portion; a word-line electrode provided on the semiconductor substrate and extending in a second direction intersecting with the first direction; and a pair of selection gate electrodes provided on both sides of the word-line electrode in the first direction on the semiconductor substrate and extending in the second direction, a shortest distance between a corner portion of each of the semiconductor portions and each of the selection gate electrodes being longer than a shortest distance between the corner portion of the semiconductor portion and the word-line electrode in a cross section parallel to the second direction.Type: GrantFiled: June 2, 2010Date of Patent: December 3, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Okamura, Noboru Ooike, Wataru Sakamoto, Takashi Izumida
-
Patent number: 8487364Abstract: A nonvolatile semiconductor memory device according to embodiment includes: a semiconductor substrate having an upper portion being partitioned into a plurality of semiconductor portions extending in a first direction; a charge storage film provided on the semiconductor portion; a word-line electrode provided on the semiconductor substrate and extending in a second direction intersecting with the first direction; and a pair of selection gate electrodes provided on both sides of the word-line electrode in the first direction on the semiconductor substrate and extending in the second direction, a shortest distance between a corner portion of each of the semiconductor portions and each of the selection gate electrodes being longer than a shortest distance between the corner portion of the semiconductor portion and the word-line electrode in a cross section parallel to the second direction.Type: GrantFiled: June 2, 2010Date of Patent: July 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takayuki Okamura, Noboru Ooike, Wataru Sakamoto, Takashi Izumida
-
Patent number: 8421142Abstract: In one embodiment, a nonvolatile semiconductor memory device includes a substrate, and a well region formed in the substrate. The device further includes device regions formed in the well region and defined by isolation trenches formed in the well region, the device regions extending in a first direction parallel to a principal surface of the substrate, and being adjacent to one another in a second direction that is perpendicular to the first direction. The device further includes isolation insulators buried in the isolation trenches to isolate the device regions from one another. The device further includes floating gates disposed on the device regions via gate insulators, and a control gate disposed on the floating gates via an intergate insulator. The device further includes first diffusion suppressing layers formed inside the respective device regions to divide each of the device regions into an upper device region and a lower device region.Type: GrantFiled: September 20, 2010Date of Patent: April 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Noboru Ooike, Tomomi Kusaka
-
Patent number: 8278717Abstract: In one embodiment, a semiconductor memory device includes a semiconductor substrate, and isolation layers formed in a surface of the semiconductor substrate, and separating the semiconductor substrate into active areas, the isolation layers and the active areas being alternately arranged along a predetermined direction parallel to the surface of the semiconductor substrate, a height of upper surfaces of the isolation layers being lower than a height of an upper surface of the semiconductor substrate. The device further includes diffusion layers formed on surfaces of the active areas, and a stress liner formed on upper surfaces and side surfaces of the diffusion layers, and formed of a material having a lattice constant smaller than a lattice constant of a material formed of the semiconductor substrate.Type: GrantFiled: August 5, 2010Date of Patent: October 2, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Noboru Ooike
-
Publication number: 20110291174Abstract: In one embodiment, a nonvolatile semiconductor memory device includes a substrate, and a well region formed in the substrate. The device further includes device regions formed in the well region and defined by isolation trenches formed in the well region, the device regions extending in a first direction parallel to a principal surface of the substrate, and being adjacent to one another in a second direction that is perpendicular to the first direction. The device further includes isolation insulators buried in the isolation trenches to isolate the device regions from one another. The device further includes floating gates disposed on the device regions via gate insulators, and a control gate disposed on the floating gates via an intergate insulator. The device further includes first diffusion suppressing layers formed inside the respective device regions to divide each of the device regions into an upper device region and a lower device region.Type: ApplicationFiled: September 20, 2010Publication date: December 1, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Noboru OOIKE, Tomomi Kusaka
-
Publication number: 20110049636Abstract: In one embodiment, a semiconductor memory device includes a semiconductor substrate, and isolation layers formed in a surface of the semiconductor substrate, and separating the semiconductor substrate into active areas, the isolation layers and the active areas being alternately arranged along a predetermined direction parallel to the surface of the semiconductor substrate, a height of upper surfaces of the isolation layers being lower than a height of an upper surface of the semiconductor substrate. The device further includes diffusion layers formed on surfaces of the active areas, and a stress liner formed on upper surfaces and side surfaces of the diffusion layers, and formed of a material having a lattice constant smaller than a lattice constant of a material formed of the semiconductor substrate.Type: ApplicationFiled: August 5, 2010Publication date: March 3, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Noboru OOIKE
-
Publication number: 20100320527Abstract: A nonvolatile semiconductor memory device according to embodiment includes: a semiconductor substrate having an upper portion being partitioned into a plurality of semiconductor portions extending in a first direction; a charge storage film provided on the semiconductor portion; a word-line electrode provided on the semiconductor substrate and extending in a second direction intersecting with the first direction; and a pair of selection gate electrodes provided on both sides of the word-line electrode in the first direction on the semiconductor substrate and extending in the second direction, a shortest distance between a corner portion of each of the semiconductor portions and each of the selection gate electrodes being longer than a shortest distance between the corner portion of the semiconductor portion and the word-line electrode in a cross section parallel to the second direction.Type: ApplicationFiled: June 2, 2010Publication date: December 23, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki OKAMURA, Noboru OOIKE, Wataru SAKAMOTO, Takashi IZUMIDA