Patents by Inventor Nobuaki Miyakawa
Nobuaki Miyakawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7370328Abstract: When parallel processing is executed by parallel computers composed of a host computer and a plurality of processors connected to the host computer through a common bus, there is provided a method of assigning jobs to respective processors with high efficiency. A job in which a ratio between a communication time and a calculation time is larger than a predetermined value or larger than a fraction of processors and a job in which a ratio between a communication time and a calculation time is smaller than a predetermined value or smaller than a fraction of processors can be alternately assigned to respective processors.Type: GrantFiled: April 25, 2002Date of Patent: May 6, 2008Assignees: Honda Motor Co., Ltd., Taisho Pharmaceutical Co., Ltd.Inventors: Sou Yamada, Shinjiro Inabata, Nobuaki Miyakawa, Hajime Takashima, Kunihiro Kitamura, Unpei Nagashima
-
Publication number: 20060184465Abstract: A neural network element, outputting an output signal in response to a plurality of input signals, comprises a history memory for accumulating and storing the plurality of input signals in a temporal order as history values. It also includes an output module for outputting the output signal when an internal state exceeds a predetermined threshold value, the internal state being based on a sum of the product of a plurality of input signals and corresponding coupling coefficients. The history values depend on change of the internal state. The neural network element is configured to subtract a predetermined value from the internal state immediately after the output module fires and performs learning for reinforcing or attenuating the coupling coefficient according to the history values after the output module fires.Type: ApplicationFiled: October 21, 2005Publication date: August 17, 2006Inventors: Hiroshi Tsujino, Nobuaki Miyakawa, Gen Matsumoto
-
Publication number: 20060021706Abstract: Adhesive injection apparatus, designed to inject an adhesive into gaps between a plurality of layers of flat plate members, includes: a receptacle for holding therein the flat plate members; an evacuation section for evacuating the interior of the receptacle and the gaps between the flat plate members; an adhesive supply section for supplying the adhesive into the receptacle; and a gas introduction section for introducing a gas into the receptacle to produce a pressure difference between the interior of the receptacle and the gaps between the flat plate members, so as to allow the adhesive to be injected from all around the flat plate members into the gaps.Type: ApplicationFiled: August 1, 2005Publication date: February 2, 2006Inventors: Nobuaki Miyakawa, Hiroyuki Toshima, Natsuo Nakamura, Takahiro Kimura
-
Patent number: 6799151Abstract: Matrix element calculation carried out efficiently without the overhead of communication between a host computer and processor elements even in parallel calculation utilizing a low-cost communication device and multiple processor elements having memories of a small capacity. In a method for calculating molecular orbitals, for example, all elements F(I, J) of a Fock matrix are calculated where an outermost loop is a loop associated with combinations (RT) of contracted shell R and contracted shell T which satisfy relationships R≦Nshell and T≦R. A second loop is a loop associated with contracted shell S, and a third loop is a loop associated with contracted shell U. Alternatively, the second loop is a loop associated with the contracted shell U, and the third loop is a loop associated with the contracted shell S. The value of S ranges from 1 to R, and the value of U ranges from 1 to R.Type: GrantFiled: April 7, 2000Date of Patent: September 28, 2004Assignees: Taisho Pharmaceutical Co., Ltd, Honda Motor Co., Ltd.Inventors: So Yamada, Shinjiro Inabata, Nobuaki Miyakawa, Hajime Takashima, Kunihiro Kitamura, Shigeru Obara
-
Patent number: 6654730Abstract: When neuron operations are computed in parallel using a large number of arithmetic units, arithmetic units for neuron operations and arithmetic units for error signal operations need not be provided separately, and a neural network arithmetic apparatus that consumes the bus band less is provided for updating of synapse connection weights. Operation results of arithmetic units and setting information of a master node are exchanged between them through a local bus. During neuron operations, partial sums of neuron output values from the arithmetic units are accumulated by the master node to generate and output a neuron output value, and an arithmetic unit to which neuron operations of the specific neuron are assigned receives and stores the neuron output value outputted from the master node.Type: GrantFiled: November 1, 2000Date of Patent: November 25, 2003Assignee: Fuji Xerox Co., Ltd.Inventors: Noriji Kato, Hirotsugu Kashimura, Hitoshi Ikeda, Nobuaki Miyakawa
-
Publication number: 20030204576Abstract: When parallel processing is executed by parallel computers composed of a host computer and a plurality of processors connected to the host computer through a common bus, there is provided a method of assigning jobs to respective processors with high efficiency. A job in which a ratio between a communication time and a calculation time is larger than a predetermined value or larger than a fraction of processors and a job in which a ratio between a communication time and a calculation time is smaller than a predetermined value or smaller than a fraction of processors can be alternately assigned to respective processors.Type: ApplicationFiled: October 18, 2002Publication date: October 30, 2003Inventors: Sou Yamada, Shinjiro Inabata, Nobuaki Miyakawa, Hajime Takashima, Kunihiro Kitamura, Unpei Nagashima
-
Patent number: 6631391Abstract: There is provided a parallel computer and a parallel computing method which allows high precision parallel calculation to be executed without requiring a hardware scale while maintaining high calculation speed. A system is constructed by connecting a host processor with a plurality of special purpose processors via buses. The host processor carries out the operation in a format of double-precision floating-point and the special purpose processor carries out the operation in an internal format of floating-point. The special purpose processor comprises an input data converting section for converting from the double-precision to the internal format and an output data converting section for converting from the internal format to the double-precision. Because the sign part and the exponent part can use data in common in the data before and after the conversion, only the mantissa part is converted by a specific procedure.Type: GrantFiled: April 6, 2000Date of Patent: October 7, 2003Assignees: Fuji Xerox Co., Ltd., Taisho Pharmaceutical Co., Ltd.Inventors: Shinjiro Inabata, So Yamada, Nobuaki Miyakawa, Takashi Amisaki, Hajime Takashima, Kunihiro Kitamura
-
Patent number: 6525415Abstract: A three-dimensional semiconductor integrated circuit apparatus which permits ready electrical connection and is resistant to deformation and easy to fabricate and a manufacturing method therefor are provided. A second semiconductor substrate is stacked over a third semiconductor substrate, and a first semiconductor substrate is stacked over the second semiconductor substrate. A second integrated circuit is formed over the surface layer of the second semiconductor substrate, and the integrated circuit side of the second semiconductor substrate is bonded to the integrated circuit side of the first semiconductor substrate, resulting in the electrical connection of the first integrated circuit formed over the surface layer of the first semiconductor substrate and the second integrated circuit.Type: GrantFiled: December 26, 2000Date of Patent: February 25, 2003Assignee: Fuji Xerox Co., Ltd.Inventors: Mitsumasa Koyanagi, Yasunori Okano, Nobuaki Miyakawa
-
Publication number: 20010005059Abstract: A three-dimensional semiconductor integrated circuit apparatus which permits ready electrical connection and is resistant to deformation and easy to fabricate and a manufacturing method therefor are provided. A second semiconductor substrate is stacked over a third semiconductor substrate, and a first semiconductor substrate is stacked over the second semiconductor substrate. A second integrated circuit is formed over the surface layer of the second semiconductor substrate, and the integrated circuit side of the second semiconductor substrate is bonded to the integrated circuit side of the first semiconductor substrate, resulting in the electrical connection of the first integrated circuit formed over the surface layer of the first semiconductor substrate and the second integrated circuit.Type: ApplicationFiled: December 26, 2000Publication date: June 28, 2001Applicant: FUJI XEROX CO., LTD. and Mitsumasa KoyanagiInventors: Mitsumasa Koyanagi, Yasunori Okano, Nobuaki Miyakawa
-
Patent number: 6073155Abstract: To obtain the sufficiently precise result of floating-point accumulation even if the quantity of computation is enormous, a floating-point accumulator according to the present invention is constituted as follows:When two floating-point data are stored in any of shift registers, the two data are respectively output to BUS0 and BUS1 via one connected to the shift register of buffers. The two output data are input to an adder via BUS0 and BUS1 and output as added result data after adding the floating-point numbers. The above added result data is returned to each input of the shift registers via BUSW and a multiplexer and written into the shift register corresponding to the addition of the higher level by one of the shift register holding floating-point data before addition. The floating-point numbers are accumulated by repeating the above operation.Type: GrantFiled: July 28, 1997Date of Patent: June 6, 2000Assignee: Fuji Xerox Co., Ltd.Inventors: Shinjiro Inabata, So Yamada, Shinjiro Toyoda, Nobuaki Miyakawa
-
Patent number: 6026422Abstract: Electron repulsion integrals are classified according to atomic nucleus coordinates, etc., coefficients are generated and are stored in a data memory, multiplication with addition operation is executed according to a product sum procedure of auxiliary integrals of recursive order 1 or less, and the result is stored in the data memory. Next, density matrix element is stored in the data memory, a multiplication with addition operation procedure of an electron repulsion integral of recursive order 2 not containing any procedure of recursive order 1 or less is generated, and an instruction memory is updated. Multiplication with addition operation is executed while data is read from the data memory, and the result is stored in the data memory. At the termination of the product sum procedure, calculation of electron repulsion integral gRstu is complete and the Fock matrix element value is updated.Type: GrantFiled: February 27, 1998Date of Patent: February 15, 2000Assignee: Fuji Xerox Co., Ltd.Inventors: So Yamada, Shinjiro Inabata, Nobuaki Miyakawa
-
Patent number: 5778202Abstract: A ring bus multiprocessor system whose processors are laid out and connected in such a manner that the system is enhanced in stability and performance, is easy to modify in scale, and is lowered in manufacturing cost. On a processor board, processors are serially connected by communication buses to form a processor group. Each processor board may have an even-numbered plurality of processor groups mounted thereon. A plurality of processor boards are laid out in parallel and are interconnected between adjacent boards by means of inter-processor communication buses. Each of the odd-numbered processor groups is connected from one board to the next up to the most downstream board where the connection is looped back to the adjacent even-numbered processor group. In turn, the even-numbered processor group is connected from one board to the next back to the most upstream board where the connection is again looped back to the adjacent odd-numbered processor group, and so on, whereby a ring bus arrangement is formed.Type: GrantFiled: June 10, 1996Date of Patent: July 7, 1998Assignee: Fuji Xerox Co., Ltd.Inventors: Norihiko Kuroishi, Tetsuro Kawata, Kenichi Kawauchi, Nobuaki Miyakawa, Reiji Aibara, Mitsumasa Koyanagi
-
Patent number: 5596511Abstract: A proximal particle list including numbers of particles located within a predetermined distance from a particular particle is generated in calculating a Coulomb force acting on a particular particle or a related potential. A van der Waals force acting on the particular particle or a related potential is thereafter calculated based on only the particles included in the proximal particle list.Type: GrantFiled: January 25, 1994Date of Patent: January 21, 1997Assignee: Fuji Xerox Co., Ltd.Inventors: Shinjiro Toyoda, Hitoshi Ikeda, Eiri Hashimoto, Nobuaki Miyakawa
-
Patent number: 5572447Abstract: A device for calculating differences includes a difference circuit for generating difference signals .DELTA.x.sub.j =x.sub.j -x.sub.i, .DELTA.y.sub.j =y.sub.j -y.sub.i, and .DELTA.z.sub.j =z.sub.j -z.sub.i between coordinates of i having (x.sub.i, y.sub.i, z.sub.i) coordinate signals and coordinates of j having (x.sub.j, y.sub.j, z.sub.j) coordinate signals in an orthogonal coordinate system. The difference circuit includes an x-axis circuit, responsive to the x.sub.i and x.sub.j signals having a first circuit for receiving the x.sub.i coordinate signal and the x.sub.j coordinate signal and generating the .DELTA.x.sub.j ; a comparison circuit for comparing the x.sub.i and x.sub.j signals and determining whether the .DELTA.x.sub.j is less than a first set value -L.sub.x /2 corresponding to a length of a side of a virtual rectangular parallelepiped or greater than a second set value L.sub.x /2 corresponding to the length of the side of the virtual rectangular parallelepiped, L.sub.Type: GrantFiled: December 3, 1993Date of Patent: November 5, 1996Assignee: Fuji Xerox Co., Ltd.Inventors: Shinjiro Toyoda, Hitoshi Ikeda, Eiri Hashimoto, Nobuaki Miyakawa
-
Patent number: 5204838Abstract: The high speed readout circuit has an amplifier unit and an operating point setting unit and reads data from a memory sense line at high speed. The circuit further includes a unit for setting an operating point of the amplifier unit by short-circuiting the input and output terminals of the amplifier in response to a first control signal and precharging the sense line up to the operating point, and a unit for setting the sense line at a voltage slightly deviating the operating point in response to a second control signal by making use of a Miller capacitance and sensing the variations from the preset voltage during a reading process.Type: GrantFiled: August 21, 1991Date of Patent: April 20, 1993Assignee: Fuji Xerox Co., Ltd.Inventors: Jinshu Son, Nobuaki Miyakawa
-
Patent number: 5103115Abstract: A power-on reset circuit including a constant voltage circuit element in which a voltage drop is limited to within a fixed value, a transistor to which a source voltage is applied from the constant voltage circuit element and a gate voltage is applied from a power source voltage to be monitored, a current path forming element, connected to the drain of the transistor, fed with current from a power source voltage, and an invertor an input terminal of which is connected to a node of the current path forming element and the transistor.Type: GrantFiled: July 18, 1991Date of Patent: April 7, 1992Assignee: Fuji Xerox Co., Ltd.Inventors: Yutaka Ueda, Nobuaki Miyakawa
-
Patent number: 5050127Abstract: A memory device wherein a voltage dropped by a fixed voltage from a highest operating voltage is divided using a plurality of impedance elements, and common data lines are biased by the divided voltages. Owing to the application of the voltage dropped by the fixed voltage from the highest operating potential, even when resistance values of the impedance elements are reduced, a current to flow through the impedance element path does not increase considerably, and a low power consumption is attained. Owing to the reduced resistance values of the impedance elements, time constants which are determined by the resistances and stray capacitances parasitic to the common data lines are decreased. Thus, the potential changes of the common data lines to arise in correspondence with information stored in a memory cell are quickened, and a data sense time is curtailed, whereby an access time can be shortened.Type: GrantFiled: October 19, 1989Date of Patent: September 17, 1991Assignee: Hitachi, Ltd.Inventors: Kinya Mitsumoto, Shinji Nakazato, Yoshiaki Yazawa, Masanori Odaka, Hideaki Uchida, Nobuaki Miyakawa
-
Patent number: 5029121Abstract: A digital filter processing device includes at least a plurality of multipliers each for multiplying data signal by coefficient data, and an adder for adding together the multiplication results derived from the multipliers. The digital filter processing device further includes coefficient registers each for storing the coefficient data as is shifted so that a first effective digit of the coefficient data lies at the left end, shift-quantity registers provided in connection with the coefficient registers, and each for storing a quantity of shift equal to the shift quantity of the coefficient data, and barrel shifters each for shifting the digits of an output data from each of the multipliers by the shift quantity stored in each of the shift-quantity registers, in the opposite direction to that of the shift in each of the coefficient registers.Type: GrantFiled: April 20, 1990Date of Patent: July 2, 1991Assignee: Fuji Xerox Co., Ltd.Inventors: Tetsuro Kawata, Eiri Hashimoto, Nobuaki Miyakawa
-
Patent number: 5027423Abstract: An image-processing integrated circuit device comprises a delay circuit and adder group, a multiplication block group, and an adder group. Image data in a window are fed to the delay circuit and adder group simultaneously row by row and then added up for every symmetrical positions in the window. The respective sums of the image data thus added up for every symmetrical positions are multiplied by corresponding coefficient data in the multiplication block group. Lastly, the respective results of multiplication obtained from the multiplication block group are added up by the adder group to thereby obtain a filter output. The delay circuit and adder group, the multiplication block group, and the adder group can be integrated to form one image-processing integrated circuit device. Accordingly, the number of parts is reduced.Type: GrantFiled: July 12, 1989Date of Patent: June 25, 1991Assignee: Fuji Xerox Co., Ltd.Inventors: Tetsuro Kawata, Eiri Hashimoto, Nobuaki Miyakawa
-
Patent number: 4829479Abstract: A memory device wherein a voltage dropped by a fixed voltage from a highest operating voltage is divided using a plurality of impedance elements, and common data lines are biased by the divided voltages. Owing to the application of the voltage dropped by the fixed voltage from the highest operating potential, even when resistance values of the impedance elements are reduced, a current to flow through the impedance element path does not increase considerably, and a low power consumption is attained. Owing to the reduced resistance values of the impedance elements, time constants which are determined by the resistances and stray capacitances parasitic to the common data lines are decreased. Thus, the potential changes of the common data lines to arise in correspondence with information stored in a memory cell are quickened, and a data sense time is curtailed, whereby an access time can be shortened.Type: GrantFiled: October 15, 1987Date of Patent: May 9, 1989Assignee: Hitachi, Ltd.Inventors: Kinya Mitsumoto, Shinji Nakazato, Yoshiaki Yazawa, Masanori Odaka, Hideaki Uchida, Nobuaki Miyakawa