Patents by Inventor Nohik Semel
Nohik Semel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9170816Abstract: A processor includes one or more processing units, an execution pipeline and control circuitry. The execution pipeline includes at least first and second pipeline stages that are cascaded so that program instructions, specifying operations to be performed by the processing units in successive cycles of the pipeline, are fetched from a memory by the first pipeline stage and conveyed to the second pipeline stage, which causes the processing units to perform the specified operations. The control circuitry is coupled, upon determining that a program instruction that is present in the second pipeline stage in a first cycle of the pipeline is to be executed again in a subsequent cycle of the pipeline, to cause the execution pipeline to reuse the program instruction in one of the pipeline stages without re-fetching the program instruction from the memory.Type: GrantFiled: January 15, 2009Date of Patent: October 27, 2015Assignee: ALTAIR SEMICONDUCTOR LTD.Inventors: Edan Almog, Nohik Semel, Yigal Bitran, Nadav Cohen, Yoel Livne, Eli Zyss
-
Patent number: 7769090Abstract: A novel apparatus for and method of estimating the cable length of an active network link. The cable diagnostics mechanism of the invention is particularly suited for use in estimating the length of Ethernet network between two edges when the link is active, i.e. data is being transmitted in both directions simultaneously and the transmission of test pulses is not possible. The cable length estimation mechanism of the present invention is based on a well-known property of the spectrum of the insertion loss of the cable, namely, the linear relationship between the attenuation of the cable at a given frequency in decibels and the cable length. Information characterizing this relationship is extracted and used to determine the length of the cable.Type: GrantFiled: March 31, 2007Date of Patent: August 3, 2010Assignee: Texas Instruments IncorporatedInventors: Amir Peleg, Daniel Wajcer, Itay Lusky, Naftali Sommer, Nohik Semel
-
Publication number: 20100180102Abstract: A processor includes one or more processing units, an execution pipeline and control circuitry. The execution pipeline includes at least first and second pipeline stages that are cascaded so that program instructions, specifying operations to be performed by the processing units in successive cycles of the pipeline, are fetched from a memory by the first pipeline stage and conveyed to the second pipeline stage, which causes the processing units to perform the specified operations. The control circuitry is coupled, upon determining that a program instruction that is present in the second pipeline stage in a first cycle of the pipeline is to be executed again in a subsequent cycle of the pipeline, to cause the execution pipeline to reuse the program instruction in one of the pipeline stages without re-fetching the program instruction from the memory.Type: ApplicationFiled: January 15, 2009Publication date: July 15, 2010Applicant: ALTAIR SEMICONDUCTORSInventors: Edan Almog, Nohik Semel, Yigal Bitran, Nadav Cohen, Yoel Livne, Eli Zyss
-
Patent number: 7738655Abstract: A novel mechanism for sharing filter taps across a plurality of interference cancellers. Each interference canceller may be directed to impairment, such as Ethernet impairments, including Ethernet 1000Base-T impairments. Various interference impairments include echo cancellation, NEXT cancellation and/or other interference detection or cancellation, etc. The hardware requirements of the interference impairment cancellers are reduced by sharing filter taps among the cancellers. In a first embodiment, the taps from a unified filter tap bank are shared across all the interference impairment cancellers for all four channels and over all ports. In a second embodiment, a portion of the taps of each filter are shared wherein each canceller comprises a fixed filter tap portion and a shared filter tap portion. A tap allocation algorithm assigns taps to those cancellers that need them the most. A canceller configuration is selected that yields maximal interference mitigation and the taps are allocated accordingly.Type: GrantFiled: April 12, 2006Date of Patent: June 15, 2010Assignee: Texas Instruments IncorporatedInventors: Daniel Sharon, Itay Lusky, Kobi Haim, Nohik Semel, Rafi Dalla Torre
-
Patent number: 7564904Abstract: A novel mechanism for detecting the presence of powered devices over a network. A unique, infinite pseudo-random sequence of pulses are generated and transmitted over the network to the link partner attached to the other end of the cable. At each time unit, the PSE decides whether or not to transmit a pulse at that time. Thus, the pulses generated have pseudo-random inter-pulse delays between them. In addition, each pulse is pseudo-randomly selected to have either positive or negative polarity. If the link partner is a powered device it will be in loopback mode and the transmitted pulses will be looped back to the transmitter (i.e. the PSE). The PSE, at each time unit regardless of whether or not a pulse was transmitted, opens a search window in which it listens to the RX line for the appropriate expected behavior. If a pulse was transmitted, the PSE expects to see a pulse looped back. Similarly, if no pulse was transmitted, the PSE does not expect to receive a signal during the search window.Type: GrantFiled: February 16, 2006Date of Patent: July 21, 2009Assignee: Texas Instruments IncorporatedInventors: Ori Isachar, Pablo D. Cusnir, Nohik Semel, Daniel Sharon, Daniel Wajcer, Guy Millet
-
Publication number: 20070280388Abstract: A novel and useful mechanism for shutting down very small canceller taps that have little influence on the output of the canceller. Disabling or completely disabling these taps results in a significant reduction in power consumption of the circuit incorporating the canceller. Shutting down very low valued canceller taps also results in reduced least mean square (LMS) noise caused by the jittering of the smaller taps of the canceller. Several methods are provided that determine the number and location of the taps to be shutdown. The mechanism of the invention is operative to shut down canceller taps that are lower than a predetermined threshold. Methods include comparing each individual tap to a threshold, comparing an average of each tap to a threshold, comparing groups of taps to a threshold and comparing an average of groups of taps to a threshold. Taps or groups of taps are smaller than the threshold are shutdown thus reducing the power consumption of the canceller.Type: ApplicationFiled: May 31, 2006Publication date: December 6, 2007Inventors: Rafi Dalla Torre, Itay Lusky, Nohik Semel, Oran Keren, Ariel Yagil
-
Publication number: 20070263857Abstract: A novel mechanism for sharing filter taps across a plurality of interference cancellers. Each interference canceller may be directed to impairment, such as Ethernet impairments, including Ethernet 1000Base-T impairments. Various interference impairments include echo cancellation, NEXT cancellation and/or other interference detection or cancellation, etc. The hardware requirements of the interference impairment cancellers are reduced by sharing filter taps among the cancellers. In a first embodiment, the taps from a unified filter tap bank are shared across all the interference impairment cancellers for all four channels and over all ports. In a second embodiment, a portion of the taps of each filter are shared wherein each canceller comprises a fixed filter tap portion and a shared filter tap portion. A tap allocation algorithm assigns taps to those cancellers that need them the most. A canceller configuration is selected that yields maximal interference mitigation and the taps are allocated accordingly.Type: ApplicationFiled: April 12, 2006Publication date: November 15, 2007Inventors: Daniel Sharon, Itay Lusky, Kobi Haim, Nohik Semel, Rafi Torre
-
Publication number: 20070230555Abstract: A novel apparatus for and method of estimating the cable length of an active network link. The cable diagnostics mechanism of the invention is particularly suited for use in estimating the length of Ethernet network between two edges when the link is active, i.e. data is being transmitted in both directions simultaneously and the transmission of test pulses is not possible. The cable length estimation mechanism of the present invention is based on a well-known property of the spectrum of the insertion loss of the cable, namely, the linear relationship between the attenuation of the cable at a given frequency in decibels and the cable length. Information characterizing this relationship is extracted and used to determine the length of the cable.Type: ApplicationFiled: March 31, 2007Publication date: October 4, 2007Inventors: Amir Peleg, Daniel Wajcer, Itay Lusky, Naftali Sommer, Nohik Semel
-
Patent number: 7245129Abstract: A novel mechanism for performing high accuracy cable diagnostics. The mechanism utilizes time domain reflectometry (TDR) to detect and identify cable faults, perform estimations of cable length, identify cable topology, identify load and irregular impedance on metallic paired cable, such as twisted pair and coaxial cables. The TDR mechanism transmits pulses whose shapes are programmable and analyzes the signal reflections. The shapes of the pulses transmitted can be optimized in accordance with the channel characteristics. Further, the TDR mechanism is adapted to operative in the presence of high pass filters in the channel.Type: GrantFiled: February 13, 2006Date of Patent: July 17, 2007Assignee: Texas Instruments IncorporatedInventors: Daniel Wajcer, Naftali Sommer, Nohik Semel
-
Publication number: 20060251158Abstract: A novel mechanism for detecting the presence of powered devices over a network. A unique, infinite pseudo-random sequence of pulses are generated and transmitted over the network to the link partner attached to the other end of the cable. At each time unit, the PSE decides whether or not to transmit a pulse at that time. Thus, the pulses generated have pseudo-random inter-pulse delays between them. In addition, each pulse is pseudo-randomly selected to have either positive or negative polarity. If the link partner is a powered device it will be in loopback mode and the transmitted pulses will be looped back to the transmitter (i.e. the PSE). The PSE, at each time unit regardless of whether or not a pulse was transmitted, opens a search window in which it listens to the RX line for the appropriate expected behavior. If a pulse was transmitted, the PSE expects to see a pulse looped back. Similarly, if no pulse was transmitted, the PSE does not expect to receive a signal during the search window.Type: ApplicationFiled: February 16, 2006Publication date: November 9, 2006Inventors: Ori Isachar, Pablo Cusnir, Nohik Semel, Daniel Sharon, Daniel Wajcer, Guy Millet
-
Publication number: 20060181283Abstract: A novel mechanism for performing high accuracy cable diagnostics. The mechanism utilizes time domain reflectometry (TDR) to detect and identify cable faults, perform estimations of cable length, identify cable topology, identify load and irregular impedance on metallic paired cable, such as twisted pair and coaxial cables. The TDR mechanism transmits pulses whose shapes are programmable and analyzes the signal reflections. The shapes of the pulses transmitted can be optimized in accordance with the channel characteristics. Further, the TDR mechanism is adapted to operative in the presence of high pass filters in the channel.Type: ApplicationFiled: February 13, 2006Publication date: August 17, 2006Inventors: Daniel Wajcer, Naftali Sommer, Nohik Semel