Patents by Inventor Noriaki Tsuchiya
Noriaki Tsuchiya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11686534Abstract: Electric power is accumulated in another form without using a storage battery so as to more effectively utilize electric power generated by solar power generation. A cold heat source storage system includes a freezer operated by directly utilizing the output power of a solar power generation device, a cold heat source storage chamber cooled by the freezer, a number of water tanks installed in the cold heat source storage chamber, and a heat exchange device installed in the cold heat source storage chamber. The system can be included in heat source storage system, which includes a heater operated by directly utilizing the output power of the solar power generation device, a heat source storage tank which stores water heated by the heater, and a heat exchange device installed in the hot heat source storage tank.Type: GrantFiled: October 1, 2020Date of Patent: June 27, 2023Assignee: Tsuchiya Dairy Equipment Manufacturing Co.Inventor: Noriaki Tsuchiya
-
Publication number: 20210131746Abstract: Electric power is accumulated in another form without using a storage battery so as to more effectively utilize electric power generated by solar power generation. A cold heat source storage system includes a freezer operated by directly utilizing the output power of a solar power generation device, a cold heat source storage chamber cooled by the freezer, a number of water tanks installed in the cold heat source storage chamber, and a heat exchange device installed in the cold heat source storage chamber. The system can be included in heat source storage system, which includes a heater operated by directly utilizing the output power of the solar power generation device, a heat source storage tank which stores water heated by the heater, and a heat exchange device installed in the hot heat source storage tank.Type: ApplicationFiled: October 1, 2020Publication date: May 6, 2021Inventor: Noriaki TSUCHIYA
-
Patent number: 10651096Abstract: A method for manufacturing a semiconductor device according to the present invention includes a manufacturing step of forming a plurality of unit regions each having a plurality of first regions serving as effective cells in which main current flows, and a second region that has an appearance different from that of the first regions and serves as an ineffective cell in which no main current flows, and an appearance inspection step including a step of imaging the unit region to obtain a captured image, a step of cutting out an inspection image from the captured image based on a position of an alignment pattern containing the second region, and a step of comparing the inspection image with a reference image.Type: GrantFiled: August 9, 2016Date of Patent: May 12, 2020Assignee: Mitsubishi Electric CorporationInventors: Noriaki Tsuchiya, Yosuke Setoguchi
-
Publication number: 20190172757Abstract: A method for manufacturing a semiconductor device according to the present invention includes a manufacturing step of forming a plurality of unit regions each having a plurality of first regions serving as effective cells in which main current flows, and a second region that has an appearance different from that of the first regions and serves as an ineffective cell in which no main current flows, and an appearance inspection step including a step of imaging the unit region to obtain a captured image, a step of cutting out an inspection image from the captured image based on a position of an alignment pattern containing the second region, and a step of comparing the inspection image with a reference image.Type: ApplicationFiled: August 9, 2016Publication date: June 6, 2019Applicant: Mitsubishi Electric CorporationInventors: Noriaki TSUCHIYA, Yosuke SETOGUCHI
-
Patent number: 8987105Abstract: A method of manufacturing an SiC semiconductor device according to the present invention includes the steps of (a) by using a single mask, etching regions of an SiC semiconductor layer which serve as an impurities implantation region and a mark region, to form recesses, (b) by using the same mask as in the step (a), performing ion-implantation in the recesses of the regions which serve as the impurities implantation region and the mark region, at least from an oblique direction relative to a surface of the SiC semiconductor layer and (c) positioning another mask based on the recess of the region which serves as the impurities implantation region or the mark region, and performing well implantation in a region containing the impurities implantation region.Type: GrantFiled: April 17, 2013Date of Patent: March 24, 2015Assignee: Mitsubishi Electric CorporationInventors: Noriaki Tsuchiya, Yoichiro Tarui
-
Patent number: 8817251Abstract: A defect inspection method according to the present invention is a defect inspection method for inspecting a defect of a semiconductor wafer, including the steps of: (a) forming a mark on a semiconductor wafer that is an inspection object, the mark corresponding to the size of a device chip that will be obtained from the semiconductor wafer, the mark being formed with respect to a predetermined device chip on the semiconductor wafer; and (b) during a predetermined process included in a semiconductor wafer process or before the semiconductor wafer process, performing a defect inspection on the semiconductor wafer and recognizing defect information based on the mark as a reference.Type: GrantFiled: November 9, 2012Date of Patent: August 26, 2014Assignee: Mitsubishi Electric CorporationInventor: Noriaki Tsuchiya
-
Publication number: 20130235373Abstract: A defect inspection method according to the present invention is a defect inspection method for inspecting a defect of a semiconductor wafer, including the steps of: (a) forming a mark on a semiconductor wafer that is an inspection object, the mark corresponding to the size of a device chip that will be obtained from the semiconductor wafer, the mark being formed with respect to a predetermined device chip on the semiconductor wafer; and (b) during a predetermined process included in a semiconductor wafer process or before the semiconductor wafer process, performing a defect inspection on the semiconductor wafer and recognizing defect information based on the mark as a reference.Type: ApplicationFiled: November 9, 2012Publication date: September 12, 2013Inventor: Noriaki TSUCHIYA
-
Publication number: 20130237043Abstract: A method of manufacturing an SiC semiconductor device according to the present invention includes the steps of (a) by using a single mask, etching regions of an SiC semiconductor layer which serve as an impurities implantation region and a mark region, to form recesses, (b) by using the same mask as in the step (a), performing ion-implantation in the recesses of the regions which serve as the impurities implantation region and the mark region, at least from an oblique direction relative to a surface of the SiC semiconductor layer and (c) positioning another mask based on the recess of the region which serves as the impurities implantation region or the mark region, and performing well implantation in a region containing the impurities implantation region.Type: ApplicationFiled: April 17, 2013Publication date: September 12, 2013Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Noriaki Tsuchiya, Yoichiro Tarui
-
Patent number: 8461632Abstract: A method of manufacturing an SiC semiconductor device according to the present invention includes the steps of (a) by using a single mask, etching regions of an SiC semiconductor layer which serve as an impurities implantation region and a mark region, to form recesses, (b) by using the same mask as in the step (a), performing ion-implantation in the recesses of the regions which serve as the impurities implantation region and the mark region, at least from an oblique direction relative to a surface of the SiC semiconductor layer and (c) positioning another mask based on the recess of the region which serves as the impurities implantation region or the mark region, and performing well implantation in a region containing the impurities implantation region.Type: GrantFiled: October 25, 2010Date of Patent: June 11, 2013Assignee: Mitsubishi Electric CorporationInventors: Noriaki Tsuchiya, Yoichiro Tarui
-
Publication number: 20120223335Abstract: Marking of an SiC wafer with an identifier is realized by irradiation with a pulsed laser using a harmonic of a wavelength four times that of a YAG laser. A speed at which a laser head moves, an orbit in which the laser head moves, the output power and Q-switch frequency of a pulsed laser to be applied, and the like are determined such that pulse-irradiated marks formed as a result of irradiation with corresponding pulses of the pulsed laser do not overlap each other.Type: ApplicationFiled: October 17, 2011Publication date: September 6, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Noriaki TSUCHIYA
-
Publication number: 20110193100Abstract: A method of manufacturing an SiC semiconductor device according to the present invention includes the steps of (a) by using a single mask, etching regions of an SiC semiconductor layer which serve as an impurities implantation region and a mark region, to form recesses, (b) by using the same mask as in the step (a), performing ion-implantation in the recesses of the regions which serve as the impurities implantation region and the mark region, at least from an oblique direction relative to a surface of the SiC semiconductor layer and (c) positioning another mask based on the recess of the region which serves as the impurities implantation region or the mark region, and performing well implantation in a region containing the impurities implantation region.Type: ApplicationFiled: October 25, 2010Publication date: August 11, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Noriaki TSUCHIYA, Yoichiro Tarui
-
Patent number: 7673473Abstract: A dehumidification cooling apparatus for an indoor sports facility is provided which is capable of realizing dehumidification and cooling at a low operating cost in the indoor sports facility. This apparatus includes: an ice chamber for turning water into ice and storing it; an air supply-and-exhaust pipe which is disposed from the ice chamber to the indoor sports facility, leads to the ice chamber and leads to the upper space of the indoor sports facility; a fan which is disposed in a supply pipe of the air supply-and-exhaust pipe; and a heater which is disposed in the supply pipe of the air supply-and-exhaust pipe.Type: GrantFiled: August 16, 2007Date of Patent: March 9, 2010Assignee: Tsuchiya Dairy Equipment Manufacturing Co.Inventor: Noriaki Tsuchiya
-
Publication number: 20080127658Abstract: A dehumidification cooling apparatus for an indoor sports facility is provided which is capable of realizing dehumidification and cooling at a low operating cost in the indoor sports facility. This apparatus includes: an ice chamber for turning water into ice and storing it; an air supply-and-exhaust pipe which is disposed from the ice chamber to the indoor sports facility, leads to the ice chamber and leads to the upper space of the indoor sports facility; a fan which is disposed in a supply pipe of the air supply-and-exhaust pipe; and a heater which is disposed in the supply pipe of the air supply-and-exhaust pipe.Type: ApplicationFiled: August 16, 2007Publication date: June 5, 2008Inventor: Noriaki Tsuchiya
-
Patent number: 7352486Abstract: The printer includes a CPU, a bridge image processing unit, a RAM, a ROM, a supply power control unit, a printing unit, a communication I/F, and physical layer I/Fs. When the Ethernet is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than a specific time, the supply power control unit shifts into the sleep mode that halts the supplies of clock to the CPU, etc.; and if data is received from the host computer group, the supply power control unit releases the sleep mode. Further, in case that equipment conforming to the USB standard or the IEEE 1284 is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than the specific time, the supply power control unit shifts into the power halt mode that halts the supply of power to the CPU, etc. Thus, the invention provides a printer capable of effectively reducing the power consumption.Type: GrantFiled: April 18, 2006Date of Patent: April 1, 2008Assignee: Fuji Xerox Co., Ltd.Inventors: Noriaki Tsuchiya, Yasuhiko Endo, Masahiko Kikuchi
-
Patent number: 7196802Abstract: A CPU executes decomposing processing based on data by a PDL received through a communication interface, and generates data by an intermediate language for each band. Here, the CPU judges whether or not the values of the image data are all zero as the image data in the band. As to the image data whose values become all zero, rendering processing from the intermediate language to the image data and compression processing of the image data by a JBIG compressor are omitted, and only a termination code is stored as coded data in a main memory. Thereby, the processing speed can be increased. A JBIG decompressor decompresses the coded data to generate output image data, which is outputted to a printing unit. Thus, the image processing device of the invention increases the speed of generating coded data, and enhances the total throughput.Type: GrantFiled: February 28, 2001Date of Patent: March 27, 2007Assignee: Fuji Xerox Co., Ltd.Inventor: Noriaki Tsuchiya
-
Publication number: 20060187480Abstract: The printer includes a CPU, a bridge image processing unit, a RAM, a ROM, a supply power control unit, a printing unit, a communication I/F, and physical layer I/Fs. When the Ethernet is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than a specific time, the supply power control unit shifts into the sleep mode that halts the supplies of clock to the CPU, etc.; and if data is received from the host computer group, the supply power control unit releases the sleep mode. Further, in case that equipment conforming to the USB standard or the IEEE 1284 is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than the specific time, the supply power control unit shifts into the power halt mode that halts the supply of power to the CPU, etc. Thus, the invention provides a printer capable of effectively reducing the power consumption.Type: ApplicationFiled: April 18, 2006Publication date: August 24, 2006Applicant: Fuji Xerox Co., Ltd.Inventors: Noriaki Tsuchiya, Yasuhiko Endo, Masahiko Kikuchi
-
Patent number: 7057754Abstract: The printer includes a CPU, a bridge image processing unit, a RAM, a ROM, a supply power control unit, a printing unit, a communication I/F, and physical layer I/Fs. When the Ethernet is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than a specific time, the supply power control unit shifts into the sleep mode that halts the supplies of clock to the CPU, etc.; and if data is received from the host computer group, the supply power control unit releases the sleep mode. Further, in case that equipment conforming to the USB standard or the IEEE 1284 is connected to the communication I/F, if the DMA transfer request signal is not outputted from the DMAC for more than the specific time, the supply power control unit shifts into the power halt mode that halts the supply of power to the CPU, etc. Thus, the invention provides a printer capable of effectively reducing the power consumption.Type: GrantFiled: September 5, 2000Date of Patent: June 6, 2006Assignee: Fuji Xerox Co., Ltd.Inventors: Noriaki Tsuchiya, Yasuhiko Endo, Masahiko Kikuchi
-
Publication number: 20010022664Abstract: A CPU executes decomposing processing based on data by a PDL received through a communication interface, and generates data by an intermediate language for each band. Here, the CPU judges whether or not the values of the image data are all zero as the image data in the band. As to the image data whose values become all zero, rendering processing from the intermediate language to the image data and compression processing of the image data by a JBIG compressor are omitted, and only a termination code is stored as coded data in a main memory. Thereby, the processing speed can be increased. A JBIG decompressor decompresses the coded data to generate output image data, which is outputted to a printing unit. Thus, the image processing device of the invention increases the speed of generating coded data, and enhances the total throughput.Type: ApplicationFiled: February 28, 2001Publication date: September 20, 2001Inventor: Noriaki Tsuchiya
-
Patent number: 5189529Abstract: A reduction/enlargement processing system for an image processing apparatus of the type in which a line sensor is moved in a secondary scan direction while an image on an original is read by the line sensor in a main scan direction, comprising, line buffers for retaining image data for two lines, an interpolation processing circuit for applying a 2-point interpolation to the image data when the image data is written into or read out of the buffers, and a control circuit for controlling the writing data to and read data from the buffers and the interpolation circuit. Further, selectors are provided on the data input side and the data output side, and on the buffer side. The interpolation circuit is connected between the selectors. The line buffers are alternately selected for the read/write of image data. With use of the selectors, the 2-point interpolation may be applied to the image data or the image data may be directly processed.Type: GrantFiled: November 30, 1989Date of Patent: February 23, 1993Assignee: Fuji Xerox Co., Ltd.Inventors: Masahiro Ishiwata, Noriaki Tsuchiya, Teruyuki Aoyama, Akihiko Fusatani
-
Patent number: 5144572Abstract: A digital filter capable of obtaining a filter output by adding the products of image data in a filter operation area with a set of desired filter constants, selecting a predetermined portion among the calculated bits with an output bit selection circuit, and expressing the result retrieved according to the decimal point format of the filter constants. According to the digital filter described above, different types of filter operations such as a low-pass filter operation and a high-pass filter operation can be performed accurately.Type: GrantFiled: September 25, 1990Date of Patent: September 1, 1992Assignee: Fuji Xerox Co., Ltd.Inventors: Yoshinori Awata, Noriaki Tsuchiya