Patents by Inventor Norihiko AKASHI
Norihiko AKASHI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10912187Abstract: A printed board including an external interface, a frame ground trace electrically connected to the external interface, a circuit member spaced from the frame ground trace, and a resonance trace disposed between the frame ground trace and the circuit member with a gap present between the resonance trace and the frame ground trace. The resonance trace is connected to the circuit member at at least two positions. The resonance trace and the circuit member together form a loop member configured in the form of a closed circuit of the resonance trace and the circuit member.Type: GrantFiled: May 31, 2018Date of Patent: February 2, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Norihiko Akashi, Yudai Yoneoka, Nobuyuki Haruna, Yoshiaki Irifune, Satoshi Ohdaira, Takashi Miyasaka
-
Publication number: 20200403357Abstract: A connector includes a first connector housing, a second connector housing, and a first capacitor. The first connector housing includes a first connection terminal connected with a frame ground pattern, and a first capacitor connection part located closer to a plug housing connection part than a top face of the first connector housing. The second connector housing includes a transformer or a common mode choke coil, a second connection terminal connected with a signal ground pattern, and a second capacitor connection part located closer to the second connection terminal than the position where the transformer or the common mode choke coil is placed. The first capacitor connects the first capacitor connection part with the second capacitor connection part.Type: ApplicationFiled: May 11, 2018Publication date: December 24, 2020Applicant: Mitsubishi Electric CorporationInventors: Yudai YONEOKA, Yoshiaki IRIFUNE, Norihiko AKASHI, Masaomi WASHINO
-
Patent number: 10827603Abstract: A printed circuit substrate includes a circuit unit, a first main frame ground interconnection, a first sub frame ground interconnection spaced away from the first main frame ground interconnection in a first direction, and a first conductive via connecting the first main frame ground interconnection and the first sub frame ground interconnection to each other. In plan view from the first direction, a second outer periphery of the first sub frame ground interconnection is surrounded by a first outer periphery of the first main frame ground interconnection. Thus, a printed circuit substrate that can prevent the circuit unit from malfunctioning can be provided.Type: GrantFiled: December 8, 2016Date of Patent: November 3, 2020Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Norihiko Akashi, Hiroyuki Ono, Hiroshi Mihara, Yoshiaki Irifune, Daisuke Koyama, Yudai Yoneoka, Takashi Miyasaka, Shimpei Kasahara
-
Publication number: 20200163201Abstract: A printed board including an external interface, a frame ground trace electrically connected to the external interface, a circuit member spaced from the frame ground trace, and a resonance trace disposed between the frame ground trace and the circuit member with a gap present between the resonance trace and the frame ground trace. The resonance trace is connected to the circuit member at at least two positions. The resonance trace and the circuit member together form a loop member configured in the form of a closed circuit of the resonance trace and the circuit member.Type: ApplicationFiled: May 31, 2018Publication date: May 21, 2020Applicant: Mitsubishi Electric CorporationInventors: Norihiko AKASHI, Yudai YONEOKA, Nobuyuki HARUNA, Yoshiaki IRIFUNE, Satoshi OHDAIRA, Takashi MIYASAKA
-
Publication number: 20190394872Abstract: A printed circuit substrate includes a circuit unit, a first main frame ground interconnection, a first sub frame ground interconnection spaced away from the first main frame ground interconnection in a first direction, and a first conductive via connecting the first main frame ground interconnection and the first sub frame ground interconnection to each other. In plan view from the first direction, a second outer periphery of the first sub frame ground interconnection is surrounded by a first outer periphery of the first main frame ground interconnection . Thus, a printed circuit substrate that can prevent the circuit unit from malfunctioning can be provided.Type: ApplicationFiled: December 8, 2016Publication date: December 26, 2019Applicant: Mitsubishi Electric CorporationInventors: Norihiko AKASHI, Hiroyuki ONO, Hiroshi MIHARA, Yoshiaki IRIFUNE, Daisuke KOYAMA, Yudai YONEOKA, Takashi MIYASAKA, Shimpei KASAHARA
-
Patent number: 10177674Abstract: Even when a grounding capacitor is included at either end of a common mode coil, there is noise that flows from a load into a metal frame, and there is a need to restrict an amount of noise propagating to a system power supply. Because of this, a noise loop is formed of a rectifier circuit, an inverter, a first electrical wire that connects a positive polarity side of the rectifier circuit and the inverter, a second electrical wire that connects a negative polarity side of the rectifier circuit and the inverter, a ground wire terminal that can connect a load connected to an output terminal or the inverter, and a conductive plate that connects at least one or the first electrical wire and second electrical wire and the ground wire terminal.Type: GrantFiled: November 30, 2015Date of Patent: January 8, 2019Assignee: Mitsubishi Electric CorporationInventors: Mamoru Kamikura, Kodai Katagiri, Keita Takahashi, Norihiko Akashi, Nobuyuki Haruna
-
Publication number: 20180007785Abstract: Even when a grounding capacitor is included at either end of a common mode coil, there is noise that flows from a load into a metal frame, and there is a need to restrict an amount of noise propagating to a system power supply. Because of this, a noise loop is formed of a rectifier circuit, an inverter, a first electrical wire that connects a positive polarity side of the rectifier circuit and the inverter, a second electrical wire that connects a negative polarity side of the rectifier circuit and the inverter, a ground wire terminal that can connect a load connected to an output terminal or the inverter, and a conductive plate that connects at least one or the first electrical wire and second electrical wire and the ground wire terminal.Type: ApplicationFiled: November 30, 2015Publication date: January 4, 2018Applicant: Mitsubishi Electric CorporationInventors: Mamoru KAMIKURA, Kodai KATAGIRI, Keita TAKAHASHI, Norihiko AKASHI, Nobuyuki HARUNA