Patents by Inventor Octavian Beldiman
Octavian Beldiman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8138610Abstract: A multi-chip package is provided that has at least a first, second and third chip, each comprising a top and bottom surface. The multi-chip package also has a package substrate for interfacing with a printed circuit board (PCB). The chips and the package substrate are housed within an encapsulation material. The bottom surface of the first chip is attached to the package substrate. The top surface of the first chip has a first plurality of landing pads, which serve as a mechanical and electrical interface between the first and second chip. The bottom surface of the second chip has a second plurality of landing pads that serve as a mechanical and electrical interface between the second and first chip. Additionally, the top surface of the second chip has a third plurality of landing pads that serve as a mechanical and electrical interface between the second and third chip.Type: GrantFiled: February 8, 2008Date of Patent: March 20, 2012Assignee: Qimonda AGInventors: Jong Hoon Oh, Klaus Hummler, Oliver Kiehl, Josef Schnell, Wayne Frederick Ellis, Jung Pil Kim, Lee Ward Collins, Octavian Beldiman
-
Patent number: 7975170Abstract: A refresh scheduler is configured to refresh memory cells of a memory device according to a plurality of refresh intervals. The various refresh intervals are determined in response to refresh errors.Type: GrantFiled: June 15, 2007Date of Patent: July 5, 2011Assignee: Qimonda AGInventors: Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Josef Schnell, Octavian Beldiman, Lee Ward Collins
-
Patent number: 7944047Abstract: Embodiments of the present invention generally provide techniques and apparatus for altering the functionality of a multi-chip package (MCP) without requiring entire replacement of the MCP. The MCP may be designed with a top package substrate designed to interface with an add-on package that, when sensed by the MCP, alters the functionality of the MCP.Type: GrantFiled: September 25, 2007Date of Patent: May 17, 2011Assignee: Qimonda AGInventors: Jong Hoon Oh, Klaus Hummler, Oliver Kiehl, Josef Schnell, Wayne Frederick Ellis, Jung Pill Kim, Lee Ward Collins, Octavian Beldiman
-
Patent number: 7882324Abstract: Embodiments of the invention generally provide a system, method and memory device for accessing memory. One embodiment includes synchronization circuitry configured to determine timing skew between a first memory device and a second memory device, and introduce a delta delay to at least one of the first memory device and the second memory device to adjust the timing skew.Type: GrantFiled: October 30, 2007Date of Patent: February 1, 2011Assignee: Qimonda AGInventors: Josef Schnell, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Patent number: 7721010Abstract: Embodiments of the invention generally provide a system, method, and memory device for accessing memory. In one embodiment, a first memory device includes command decoding logic configured to decode commands issued to the first memory device and a second memory device, while command decoding logic of the second memory device is bypassed.Type: GrantFiled: October 31, 2007Date of Patent: May 18, 2010Assignee: Qimonda North America Corp.Inventors: Josef Schnell, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Patent number: 7694196Abstract: The present invention is generally related to integrated circuit devices, and more particularly, to methods and systems of a multi-chip package (MCP) containing a self-diagnostic scheme for detecting errors in the MCP. The MCP generally comprises a controller, at least one volatile memory chip having error detection logic, at least one non-volatile memory chip, and at least one fail signature register for storing fail signature data related to memory errors detected in the MCP. The controller can poll the fail signature register for fail signature data related to memory errors stored therein. Upon detection of fail signature data, the controller can store the fail signature data on a fail signature register located on a non-volatile memory.Type: GrantFiled: November 20, 2007Date of Patent: April 6, 2010Assignee: Qimonda North America Corp.Inventors: Josef Schnell, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Patent number: 7688665Abstract: Embodiments of the invention generally provide an apparatus and technique for sharing an internally generated voltage between devices of a multi-chip package (MCP). The internally generated voltage may be shared via a conductive structure that electrically couples the devices and carries the internally generated voltage.Type: GrantFiled: September 25, 2007Date of Patent: March 30, 2010Assignee: Qimonda North America Corp.Inventors: Jung Pill Kim, Jong Hoon Oh, Oliver Kiehl, Josef Schnell, Klaus Hummler, Wayne Frederick Ellis, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20090200652Abstract: A multi-chip package is provided that has at least a first, second and third chip, each comprising a top and bottom surface. The multi-chip package also has a package substrate for interfacing with a printed circuit board (PCB). The chips and the package substrate are housed within an encapsulation material. The bottom surface of the first chip is attached to the package substrate. The top surface of the first chip has a first plurality of landing pads, which serve as a mechanical and electrical interface between the first and second chip. The bottom surface of the second chip has a second plurality of landing pads that serve as a mechanical and electrical interface between the second and first chip. Additionally, the top surface of the second chip has a third plurality of landing pads that serve as a mechanical and electrical interface between the second and third chip.Type: ApplicationFiled: February 8, 2008Publication date: August 13, 2009Inventors: Jong Hoon Oh, Klaus Hummler, Oliver Kiehl, Josef Schnell, Wayne Frederick Ellis, Jung Pil Kim, Lee Ward Collins, Octavian Beldiman
-
Patent number: 7539034Abstract: A memory includes a first macro chip, a spine chip, and a common substrate. The common substrate is configured to pass signals between the first macro chip and the spine chip. The first macro chip, the spine chip, and the common substrate provide a memory.Type: GrantFiled: February 1, 2007Date of Patent: May 26, 2009Assignee: Qimonda North America Corp.Inventors: Jung Pill Kim, Jong-Hoon Oh, Oliver Kiehl, Josef Schnell, Klaus Hummler, Wayne Ellis, Octavian Beldiman, Lee Collins
-
Publication number: 20090129186Abstract: The present invention is generally related to integrated circuit devices, and more particularly, to methods and systems of a multi-chip package (MCP) containing a self-diagnostic scheme for detecting errors in the MCP. The MCP generally comprises a controller, at least one volatile memory chip having error detection logic, at least one non-volatile memory chip, and at least one fail signature register for storing fail signature data related to memory errors detected in the MCP. The controller can poll the fail signature register for fail signature data related to memory errors stored therein. Upon detection of fail signature data, the controller can store the fail signature data on a fail signature register located on a non-volatile memory.Type: ApplicationFiled: November 20, 2007Publication date: May 21, 2009Inventors: Josef Schnell, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20090113078Abstract: Embodiments of the invention generally provide a system, method, and memory device for accessing memory. In one embodiment, a first memory device includes command decoding logic configured to decode commands issued to the first memory device and a second memory device, while command decoding logic of the second memory device is bypassed.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Inventors: JOSEF SCHNELL, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20090113158Abstract: Embodiments of the invention generally provide a system, method and memory device for accessing memory. One embodiment includes synchronization circuitry configured to determine timing skew between a first memory device and a second memory device, and introduce a delta delay to at least one of the first memory device and the second memory device to adjust the timing skew.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Josef Schnell, Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20090080279Abstract: Embodiments of the invention generally provide an apparatus and technique for sharing an internally generated voltage between devices of a multi-chip package (MCP). The internally generated voltage may be shared via a conductive structure that electrically couples the devices and carries the internally generated voltage.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Inventors: JUNG PILL KIM, Jong Hoon Oh, Oliver Kiehl, Josef Schnell, Klaus Hummler, Wayne Frederick Ellis, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20090079055Abstract: Embodiments of the present invention generally provide techniques and apparatus for altering the functionality of a multi-chip package (MCP) without requiring entire replacement of the MCP. The MCP may be designed with a top package substrate designed to interface with an add-on package that, when sensed by the MCP, alters the functionality of the MCP.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Inventors: JONG HOON OH, Klaus Hummler, Oliver Kiehl, Josef Schnell, Wayne Frederick Ellis, Jung Pill Kim, Lee Ward Collins, Octavian Beldiman
-
Publication number: 20080313494Abstract: A refresh scheduler is configured to refresh memory cells of a memory device according to a plurality of refresh intervals. The various refresh intervals are determined in response to refresh errors.Type: ApplicationFiled: June 15, 2007Publication date: December 18, 2008Applicant: QIMONDA NORTH AMERICA CORP.Inventors: Klaus Hummler, Jong Hoon Oh, Wayne Frederick Ellis, Jung Pill Kim, Oliver Kiehl, Josef Schnell, Octavian Beldiman, Lee Ward Collins
-
Publication number: 20080189480Abstract: A memory includes a first macro chip, a spine chip, and a common substrate. The common substrate is configured to pass signals between the first macro chip and the spine chip. The first macro chip, the spine chip, and the common substrate provide a memory.Type: ApplicationFiled: February 1, 2007Publication date: August 7, 2008Inventors: Jung Pill Kim, Jong-Hoon Oh, Oliver Kiehl, Josef Schnell, Klaus Hummler, Wayne Ellis, Octavian Beldiman, Lee Collins
-
Patent number: 7142146Abstract: In a system having multiple analog circuits that share a common power supply, where a change in the operational state of one circuit can have an effect on the performance of another circuit, a determination is made when any one of the circuits enters a state where its performance could be affected. Under such a condition, the other circuits that share the common power supply are placed in a state where their effect on the operation of the first circuit will be negligible. This state for the other circuits can be one of maximum current draw, so that subsequent operation by the other circuits will not alter the demands on the power supply.Type: GrantFiled: July 22, 2005Date of Patent: November 28, 2006Assignee: Renesas Technology America, Inc.Inventors: Yashovardhan R. Potlapalli, Octavian Beldiman
-
Publication number: 20060017601Abstract: In a system having multiple analog circuits that share a common power supply, where a change in the operational state of one circuit can have an effect on the performance of another circuit, a determination is made when any one of the circuits enters a state where its performance could be affected. Under such a condition, the other circuits that share the common power supply are placed in a state where their effect on the operation of the first circuit will be negligible. This state for the other circuits can be one of maximum current draw, so that subsequent operation by the other circuits will not alter the demands on the power supply.Type: ApplicationFiled: July 22, 2005Publication date: January 26, 2006Inventors: Yashovardhan Potlapalli, Octavian Beldiman
-
Patent number: 6798371Abstract: Techniques are described for analog-to-digital signal conversion. According to exemplary embodiments, a first request is associated with a changeable set of a plurality of input terminals, a second request is associated with a changeable one of the input terminals, and a third request is associated with a fixed one of the input terminals. One of the first, second, and third requests is received, and an analog signal presented at one of the input terminals is converted into a digital value based on the received one of the first, second, and third requests. When one of the second and third requests is received while converting a plurality of analog signals presented at the changeable set of the input terminals, a determination can be made whether the changeable set of the input terminals includes the one of the changeable and fixed input terminals associated with the received request.Type: GrantFiled: July 29, 2003Date of Patent: September 28, 2004Assignee: Renesas Technology America, Inc.Inventors: Yasho Potlapalli, Octavian Beldiman, Takashi Fujita, Arlon Wilber
-
Patent number: 6795010Abstract: Techniques are described for analog-to-digital signal conversion. According to exemplary embodiments, a first request is associated with a plurality of input terminals and a second request is associated with one of the input terminals. An analog signal presented at each of a portion of the input terminals associated with the first request is converted in succession into a digital value until the one of the input terminals associated with the second request is reached. A predetermined amount of time is waited to receive the second request. An analog signal presented at each of a remaining portion of the input terminals associated with the first request is converted in succession into a digital value when one of an expiration of the predetermined amount of time and a receiving of the second request occurs.Type: GrantFiled: July 29, 2003Date of Patent: September 21, 2004Assignee: Renesas Technology America, Inc.Inventors: Yasho Potlapalli, Octavian Beldiman, Takashi Fujita