Patents by Inventor Oded Trainin
Oded Trainin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230222108Abstract: Disclosed embodiments include system including a hardware based, programmable data analytics processor configured to reside between a data storage unit and one or more hosts. The programmable data analytics processor includes a selector module configured to input a first set of data and, based on a selection indicator, output a first subset of the first set of data; a filter and project module configured to input a second set of data and, based on a function, output an updated second set of data; a join and group module configured to combine data from one or more third data sets into a combined data set; and a communications fabric configured to transfer data between any of the selector module, the filter and project module, and the join and group module.Type: ApplicationFiled: March 15, 2023Publication date: July 13, 2023Applicant: NEUROBLADE LTD.Inventors: Eliad HILLEL, Elad SITY, Gal DAYAN, Ilan MAYER-WOLF, Yoav MARKUS, Yaron KITTNER, Oded TRAININ, Gal HAI
-
Publication number: 20230214389Abstract: A data pre-processing architecture may include an interface and a pruning logic configured to receive, via the interface, at least one filter value from a query processor; use the at least one filter value to scan rows or columns of a data table stored in a memory; generate a selection indicator identifying a set of rows or columns of the data table where the at least one filter value resides; and provide to the query processor a filtered output based on the selection indicator.Type: ApplicationFiled: March 15, 2023Publication date: July 6, 2023Applicant: NEUROBLADE LTD.Inventors: Oded TRAININ, Yoav MARKUS, Shai BETITO, Roman ZEYDE, Eliad HILLEL
-
Patent number: 11451600Abstract: In one embodiment, an apparatus includes n electrical communication channels, m optical communication media interfaces, and a plurality of muxes. The plurality of muxes are configured to receive an information stream. The information stream is carried over the n electrical communication channels and the m optical communication media interfaces. The plurality of muxes are further configured to transform the information stream from v virtual lanes. Each virtual lane includes a plurality of data blocks from the information stream and an alignment block, wherein v is a positive integer multiple of the least common multiple of m and n, v is greater than n, and n is equal to m.Type: GrantFiled: July 23, 2020Date of Patent: September 20, 2022Assignee: CISCO TECHNOLOGY, INC.Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Publication number: 20200351315Abstract: In one embodiment, an apparatus includes n electrical communication channels, m optical communication media interfaces, and a plurality of muxes. The plurality of muxes are configured to receive an information stream. The information stream is carried over the n electrical communication channels and the m optical communication media interfaces. The plurality of muxes are further configured to transform the information stream from v virtual lanes. Each virtual lane includes a plurality of data blocks from the information stream and an alignment block, wherein v is a positive integer multiple of the least common multiple of m and n, v is greater than n, and n is equal to m.Type: ApplicationFiled: July 23, 2020Publication date: November 5, 2020Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 10757152Abstract: In one embodiment, an apparatus includes n electrical communication channels, m optical communication media interfaces, and a plurality of muxes. The plurality of muxes are configured to receive an information stream, the information stream carried over the n electrical communication channels and the m optical communication media interfaces. The plurality of muxes are further configured to transform the information stream from v virtual lanes, each virtual lane comprising a plurality of data blocks from the information stream and an alignment block, wherein v is a positive integer multiple of the least common multiple of m and n.Type: GrantFiled: November 29, 2018Date of Patent: August 25, 2020Assignee: CISCO TECHNOLOGY, INC.Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 10469200Abstract: Techniques for reducing latency associated with metaframe error correction. Embodiments receive, via a first port of a plurality of ports, a stream of bits within a metaframe. Upon evaluating a first cyclic redundancy check (CRC) for a first portion of the stream of bits and determining that the first CRC is valid, a measure of latency incurred in transmitting the first portion is reduced, relative to first performing forward error correction (FEC) decoding for the first portion prior to transmission, by transmitting the first portion of the stream of bits without performing FEC decoding for the first portion of the stream of bits. Upon evaluating a second CRC for a second portion of the stream of bits and determining that the second CRC is invalid, FEC decoding is performed for the second portion of the stream of bits before forwarding the second portion of the stream of bits.Type: GrantFiled: February 5, 2018Date of Patent: November 5, 2019Assignee: Cisco Technology, Inc.Inventors: Paul Lachlan Mantiply, Peter Malcolm Barnes, Oded Trainin, John Joseph Williams, Jr.
-
Publication number: 20190109881Abstract: In one embodiment, an apparatus includes n electrical communication channels, m optical communication media interfaces, and a plurality of muxes. The plurality of muxes are configured to receive an information stream, the information stream carried over the n electrical communication channels and the m optical communication media interfaces. The plurality of muxes are further configured to transform the information stream from v virtual lanes, each virtual lane comprising a plurality of data blocks from the information stream and an alignment block, wherein v is a positive integer multiple of the least common multiple of m and n.Type: ApplicationFiled: November 29, 2018Publication date: April 11, 2019Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 10158686Abstract: An apparatus is provided that includes communication channels, and m communication media interfaces, and v virtual lanes. V is a positive integer multiple of the least common multiple of m and n. An information stream is transferred into data and alignment blocks striped across all of the v virtual lanes, the blocks being communicated from the virtual lanes onto the communication channels. The blocks are received on the communication channels. Each of the communication channels transmits a different portion of the blocks striped across all of the v virtual lanes. In more particular embodiments, v>=n>=m. The communication media interfaces can be electrical and optical. Each of the communication channels can include a SerDes interface operating at least 5 Gigabits per second. Furthermore, each of the m communication media interfaces is configured to transmit a different stream of information over a single optical fiber.Type: GrantFiled: January 14, 2016Date of Patent: December 18, 2018Assignee: Cisco Technology, Inc.Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Publication number: 20180159659Abstract: Techniques for reducing latency associated with metaframe error correction. Embodiments receive, via a first port of a plurality of ports, a stream of bits within a metaframe. Upon evaluating a first cyclic redundancy check (CRC) for a first portion of the stream of bits and determining that the first CRC is valid, a measure of latency incurred in transmitting the first portion is reduced, relative to first performing forward error correction (FEC) decoding for the first portion prior to transmission, by transmitting the first portion of the stream of bits without performing FEC decoding for the first portion of the stream of bits. Upon evaluating a second CRC for a second portion of the stream of bits and determining that the second CRC is invalid, FEC decoding is performed for the second portion of the stream of bits before forwarding the second portion of the stream of bits.Type: ApplicationFiled: February 5, 2018Publication date: June 7, 2018Inventors: Paul Lachlan MANTIPLY, Peter Malcolm BARNES, Oded TRAININ, John Joseph WILLIAMS, JR.
-
Patent number: 9887806Abstract: Embodiments generally provide techniques for data framing and error correction for communications on a link. Embodiments include receiving a stream of bits within a metaframe. Upon determining that a cyclic redundancy check (CRC) for a portion of the stream of bits is valid, the portion of the stream of bits is forwarded without performing forward error correction (FEC) decoding for the first portion. Upon determining that a CRC for the portion of the stream of bits is invalid, FEC decoding is performed for the portion before forwarding the portion of the stream of bits. Embodiments also include generating a metaframe for transmission over a link, and upon determining that a current measure of network throughput is less than a predefined threshold amount of network throughput, inserting one or more checkpoints into the metaframe to create different segments of the metaframe. The metaframe is then transmitted over the link.Type: GrantFiled: July 10, 2015Date of Patent: February 6, 2018Assignee: Cisco Technology, Inc.Inventors: Paul Lachlan Mantiply, Peter Malcolm Barnes, Oded Trainin, John Joseph Williams, Jr.
-
Patent number: 9800630Abstract: An apparatus is provided that includes n communication channels, and m communication media interfaces, and v virtual lanes. V is a positive integer multiple of the least common multiple of m and n. An information stream is transferred into data and alignment blocks striped across all of the v virtual lanes, the blocks being communicated from the virtual lanes onto the communication channels. The blocks are received on the communication channels. Each of the communication channels transmits a different portion of the blocks striped across all of the v virtual lanes. In more particular embodiments, v>=n>=m. The communication media interfaces can be electrical and optical. Each of the communication channels can include a SerDes interface operating at least 5 Gigabits per second. Furthermore, each of the m communication media interfaces is configured to transmit a different stream of information over a single optical fiber.Type: GrantFiled: March 19, 2015Date of Patent: October 24, 2017Assignee: Cisco Technology, Inc.Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Publication number: 20170012738Abstract: Embodiments generally provide techniques for minimizing latency and/or power consumption for communications on a link. Embodiments include receiving a stream of bits within a metaframe. Upon determining that a cyclic redundancy check (CRC) for a portion of the stream of bits is valid, the portion of the stream of bits is forwarded without performing forward error correction (FEC) decoding for the first portion. Upon determining that a CRC for the portion of the stream of bits is invalid, FEC decoding is performed for the portion before forwarding the portion of the stream of bits. Embodiments also include generating a metaframe for transmission over a link, and upon determining that a current measure of network throughput is less than a predefined threshold amount of network throughput, inserting one or more checkpoints into the metaframe to create different segments of the metaframe. The metaframe is then transmitted over the link.Type: ApplicationFiled: July 10, 2015Publication date: January 12, 2017Inventors: Paul Lachlan MANTIPLY, Peter Malcolm BARNES, Oded TRAININ, John Joseph WILLIAMS, JR.
-
Publication number: 20160134671Abstract: An apparatus is provided that includes communication channels, and m communication media interfaces, and v virtual lanes. V is a positive integer multiple of the least common multiple of m and n. An information stream is transferred into data and alignment blocks striped across all of the v virtual lanes, the blocks being communicated from the virtual lanes onto the communication channels. The blocks are received on the communication channels. Each of the communication channels transmits a different portion of the blocks striped across all of the v virtual lanes. In more particular embodiments, v>=n>=m. The communication media interfaces can be electrical and optical. Each of the communication channels can include a SerDes interface operating at least 5 Gigabits per second. Furthermore, each of the m communication media interfaces is configured to transmit a different stream of information over a single optical fiber.Type: ApplicationFiled: January 14, 2016Publication date: May 12, 2016Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 9154161Abstract: To calculate sequential CRCs, a CRC pipeline may be used to calculate the sequential CRCs for a block of data The CRC pipeline includes a plurality of stages, where, in each subsequent stage a CRC calculated from a previous stage is used to calculate an offset CRC. For example, using at least one CRC calculator and CRC shifter, a stage in the pipeline removes an effect of first portion of the data represented by a previously calculated CRC from the CRC and then adds an effect of a second portion of data neighboring the first portion in a received data block to yield an offset CRC. For example, a stage may change CRC(0:63) to CRC(32:95) by removing the effect of bytes 0:31 and adding the effect of bytes 64:95. At each stage, the byte offset may get smaller until all the sequential CRCs have been calculated.Type: GrantFiled: April 1, 2014Date of Patent: October 6, 2015Assignee: Cisco Technology, Inc.Inventors: Gregory Alan Bryant, Oded Trainin, Gary Steven Singer
-
Publication number: 20150280741Abstract: To calculate sequential CRCs, a CRC pipeline may be used to calculate the sequential CRCs for a block of data The CRC pipeline includes a plurality of stages, where, in each subsequent stage a CRC calculated from a previous stage is used to calculate an offset CRC. For example, using at least one CRC calculator and CRC shifter, a stage in the pipeline removes an effect of first portion of the data represented by a previously calculated CRC from the CRC and then adds an effect of a second portion of data neighboring the first portion in a received data block to yield an offset CRC. For example, a stage may change CRC(0:63) to CRC(32:95) by removing the effect of bytes 0:31 and adding the effect of bytes 64:95. At each stage, the byte offset may get smaller until all the sequential CRCs have been calculated.Type: ApplicationFiled: April 1, 2014Publication date: October 1, 2015Applicant: CISCO TECHNOLOGY, INC.Inventors: Gregory Alan BRYANT, Oded TRAININ, Gary Steven SINGER
-
Publication number: 20150195043Abstract: An apparatus is provided that includes n communication channels, and m communication media interfaces, and v virtual lanes. V is a positive integer multiple of the least common multiple of m and n. An information stream is transferred into data and alignment blocks striped across all of the v virtual lanes, the blocks being communicated from the virtual lanes onto the communication channels. The blocks are received on the communication channels. Each of the communication channels transmits a different portion of the blocks striped across all of the v virtual lanes. In more particular embodiments, v>=n>=m. The communication media interfaces can be electrical and optical. Each of the communication channels can include a SerDes interface operating at least 5 Gigabits per second. Furthermore, each of the m communication media interfaces is configured to transmit a different stream of information over a single optical fiber.Type: ApplicationFiled: March 19, 2015Publication date: July 9, 2015Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 9014563Abstract: An apparatus is provided that includes n communication channels, and m communication media interfaces, and v virtual lanes. V is a positive integer multiple of the least common multiple of m and n. An information stream is transferred into data and alignment blocks striped across all of the v virtual lanes, the blocks being communicated from the virtual lanes onto the communication channels. The blocks are received on the communication channels. Each of the communication channels transmits a different portion of the blocks striped across all of the v virtual lanes. In more particular embodiments, v>=n>=m. The communication media interfaces can be electrical and optical. Each of the communication channels can include a SerDes interface operating at least 5 Gigabits per second. Furthermore, each of the m communication media interfaces is configured to transmit a different stream of information over a single optical fiber.Type: GrantFiled: December 11, 2007Date of Patent: April 21, 2015Assignee: Cisco Technology, Inc.Inventors: Mark A. Gustlin, Oded Trainin, Luca Della Chiesa
-
Patent number: 8571024Abstract: An architecture for a line card in a network routing device is provided. The line card architecture provides a bi-directional interface between the routing device and a network, both receiving packets from the network and transmitting the packets to the network through one or more connecting ports. In both the receive and transmit path, packets processing and routing in a multi-stage, parallel pipeline that can operate on several packets at the same time to determine each packet's routing destination is provided. Once a routing destination determination is made, the line card architecture provides for each received packet to be modified to contain new routing information and additional header data to facilitate packet transmission through the switching fabric. The line card architecture further provides for the use of bandwidth management techniques in order to buffer and enqueue each packet for transmission through the switching fabric to a corresponding destination port.Type: GrantFiled: November 23, 2010Date of Patent: October 29, 2013Assignee: Cisco Technology, Inc.Inventors: Mohammed I. Tatar, Garry P. Epps, Oded Trainin, Eyal Oren, Cedrik Begin
-
Patent number: 8340005Abstract: A high speed multi-lane serial interface and method for constructing frames for such an interface are provided. Frames are constructed for transmission on a multi-lane serial interface. For each of a plurality of transmit channels, packets are fragmented into fragments. Meta-frames are generated having a size defined by a constant meta-frame length×number of lanes, each frame having a meta-frame separator and a payload. Per-transmit channel flow control information is received. Each payload has a plurality of bursts, each burst comprising a burst control word and an associated data burst, the burst control word identifying one of said transmit channels to be transmitted on the associated data burst, each data burst comprising one of the fragments for the transmit channel identified in the associated burst control word. The channels to transmit in a given meta-frame are selected as a function of the received flow control information.Type: GrantFiled: July 19, 2010Date of Patent: December 25, 2012Assignees: Cortina Systems, Inc., Cisco Technology, Inc.Inventors: Med Belhadj, Jason Alexander Jones, Ryan Patrick Donohue, James Brian Mckeon, Fredrick Karl Olive Olsson, Sebastian H. Ziesler, Mark Andrew Gustlin, Oded Trainin, Yiren Huang, Raymond Kloth, Rami Zecharia
-
Patent number: 7941605Abstract: Methods and apparatus are disclosed for generating a result based on a lookup result from a lookup operation using an associative memory and processing based on a discriminator portion of a lookup word. A first lookup operation is performed to generate a lookup result. In one implementation, a second lookup operation is performed based on a discriminator or the lookup result depending on the result of an evaluation, such as whether there was a hit or the lookup result matches a predetermined value. In one implementation, a second lookup operation is performed based on the discriminator, and either the result of the first or second lookup operation is used for subsequent processing. One implementation performs a lookup operation based on a lookup word to generate a lookup result, which is used to retrieve a base address and a bitmap from a memory.Type: GrantFiled: November 1, 2002Date of Patent: May 10, 2011Assignee: Cisco Technology, IncInventors: Eyal Oren, Oded Trainin, Gil Goren