Patents by Inventor Olivier Tico
Olivier Tico has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240080035Abstract: A sigma-delta ADC comprising: a first-input-resistor connected in series between a first-input-terminal and a first-feedback-node; a second-input-resistor connected in series between a second-input-terminal and a second-feedback-node; a third-input-resistor connected in series between a third-input-terminal and a third-feedback-node; a first-multiplexer-switch connected in series between the first-feedback-node and a first-amplifier-second-input-terminal; a second-multiplexer-switch connected in series between the second-feedback-node and a first-amplifier-first-input-terminal; a third-multiplexer-switch connected in series between the third-feedback-node and the first-amplifier-second-input-terminal; a first-feedback-current-source having a first terminal and second terminal, wherein the second terminal is connected to a reference-terminal; a second-feedback-current-source having a first terminal and second terminal, wherein the second terminal is connected to the reference-terminal; a first-feedback-selectiType: ApplicationFiled: August 24, 2023Publication date: March 7, 2024Inventors: Thierry Dominique Yves Cassagnes, Francesco d'Esposito, Pascal Sandrez, Olivier Tico, Simon Brule
-
Publication number: 20240072794Abstract: A receiver circuit comprising: an input-pin; a receiver-input-node; a ground-pin; an internal-node that is connected to the input-pin; and a MOSFET. The MOSFET has a conduction channel connected in series between the internal-node and the receiver-input-terminal; and a gate terminal, the voltage at which sets the conductivity of the conduction channel. The receiver circuit also includes an amplifier that: has an input terminal that is connected to the internal-node; and provides a voltage control signal to the gate terminal of the MOSFET such that the voltage at the internal-node with respect to the ground-pin is constant.Type: ApplicationFiled: August 17, 2023Publication date: February 29, 2024Inventors: Olivier Tico, Pascal Kamel Abouda, Nicolas Roger Michel Claude Baptistat
-
Publication number: 20230307724Abstract: A battery management system, BMS, integrated circuit, IC, (102) for a battery pack. The battery pack (101) comprises a sequence of battery cells connected in series; and a sequence of battery-cell-connection-nodes between adjacent battery cells. The BMS IC (102) comprises: a sequence of cell-measuring-pins (104) for connecting to corresponding battery-cell-connection-nodes; a plurality of bi-directional ESD protection elements (105), each one connected between a pair of adjacent cell-measuring-pins (104) in the sequence; a sequence of cell-balancing-pins (106) for connecting to corresponding battery-cell-connection-nodes; and a plurality of dual polarity switches (107), each one connected between a pair of adjacent cell-balancing-pins in the sequence.Type: ApplicationFiled: March 21, 2023Publication date: September 28, 2023Inventors: Alain Salles, Patrice Besse, Olivier Tico, Thierry Dominique Yves Cassagnes
-
Patent number: 11604486Abstract: A voltage regulator comprising a reference current generator coupled between a supply terminal and a reference terminal and configured to provide a reference current that is independent of an operating range of a supply voltage; and a regulator stage comprising: a current terminal configured to receive the reference current; a NMOS transistor having: a gate coupled to the current terminal; a drain coupled to the supply terminal; and a source coupled to an output terminal; a voltage reference circuit for providing a regulated output voltage coupled between the output terminal and the reference terminal, the voltage reference circuit comprising an output resistor coupled in series with a conduction channel of an output bipolar transistor arranged in a diode-connected configuration; an input bipolar transistor having: a conduction channel coupled between the current terminal and the reference terminal; and a base terminal coupled to a base terminal of the output bipolar transistor.Type: GrantFiled: May 17, 2021Date of Patent: March 14, 2023Assignee: NXP USA, Inc.Inventors: Thomas Mallard, Olivier Tico
-
Patent number: 11394383Abstract: A switch comprising: a channel path comprising first and second MOS transistors with common source and gate terminals and drain terminals defining first and second terminals of the channel path; and control circuitry comprising: a third MOS transistor comprising: a gate coupled to the common source terminal; a source coupled to the common gate terminal by a resistor; and a drain coupled to a first reference terminal; a first current source coupled between the first reference terminal and the common gate terminal for providing a first current; a second current source coupled between the source terminal of the third MOS transistor and a second reference terminal for providing a second current greater than the first current; and a first switching arrangement configured to selectively enable and disable the first current source; and a second switching arrangement configured to selectively couple the common source terminal to the second reference terminal.Type: GrantFiled: June 8, 2021Date of Patent: July 19, 2022Assignee: NXP USA, Inc.Inventors: Hongwei Liu, Olivier Tico, Stephan Ollitrault
-
Patent number: 11342600Abstract: A switch comprising: a channel path comprising first and second MOS transistors with common source and gate terminals and drain terminals defining first and second terminals of the channel path; and control circuitry comprising: a third MOS transistor comprising: a gate coupled to the common source terminal; a source coupled to the common gate terminal by a resistor; and a drain coupled to a first reference terminal; a first current source coupled between the first reference terminal and the common gate terminal for providing a first current; a second current source coupled between the source terminal of the third MOS transistor and a second reference terminal for providing a second current greater than the first current; and a first switching arrangement configured to selectively enable and disable the first current source; and a second switching arrangement configured to selectively couple the common source terminal to the second reference terminal.Type: GrantFiled: June 8, 2021Date of Patent: May 24, 2022Assignee: NXP USA, Inc.Inventors: Hongwei Liu, Olivier Tico, Stephan Ollitrault
-
Publication number: 20220082648Abstract: There is described a method of verifying a function of a power supply monitor in a digital control system, wherein the power supply monitor is adapted to monitor whether or not a power supply voltage is between a lower threshold value and an upper threshold value. The method comprises: setting the power supply voltage to a first value, the first value being below the lower threshold value, checking, as a first check, that the power supply monitor indicates that the power supply voltage is below the lower threshold value, setting the power supply voltage to a second value, the second value being above the lower threshold value and below the upper threshold value, checking, as a second check, that the power supply monitor indicates that the power supply voltage is above the lower threshold value, and verifying the function of the power supply monitor if both the first check and the second check are successful. There is also described a corresponding device and computer program.Type: ApplicationFiled: August 18, 2021Publication date: March 17, 2022Inventors: Olivier Tico, Domenico Desposito, Francesco d'Esposito
-
Publication number: 20220006456Abstract: A switch comprising: a channel path comprising first and second MOS transistors with common source and gate terminals and drain terminals defining first and second terminals of the channel path; and control circuitry comprising: a third MOS transistor comprising: a gate coupled to the common source terminal; a source coupled to the common gate terminal by a resistor; and a drain coupled to a first reference terminal; a first current source coupled between the first reference terminal and the common gate terminal for providing a first current; a second current source coupled between the source terminal of the third MOS transistor and a second reference terminal for providing a second current greater than the first current; and a first switching arrangement configured to selectively enable and disable the first current source; and a second switching arrangement configured to selectively couple the common source terminal to the second reference terminal.Type: ApplicationFiled: June 8, 2021Publication date: January 6, 2022Inventors: Hongwei LIU, Olivier Tico, Stephan Ollitrault
-
Publication number: 20220006132Abstract: A switch comprising: a channel path comprising first and second MOS transistors with common source and gate terminals and drain terminals defining first and second terminals of the channel path; and control circuitry comprising: a third MOS transistor comprising: a gate coupled to the common source terminal; a source coupled to the common gate terminal by a resistor; and a drain coupled to a first reference terminal; a first current source coupled between the first reference terminal and the common gate terminal for providing a first current; a second current source coupled between the source terminal of the third MOS transistor and a second reference terminal for providing a second current greater than the first current; and a first switching arrangement configured to selectively enable and disable the first current source; and a second switching arrangement configured to selectively couple the common source terminal to the second reference terminal.Type: ApplicationFiled: June 8, 2021Publication date: January 6, 2022Inventors: Hongwei Liu, Olivier Tico, Stephan Ollitrault
-
Publication number: 20210397210Abstract: A voltage regulator comprising a reference current generator coupled between a supply terminal and a reference terminal and configured to provide a reference current that is independent of an operating range of a supply voltage; and a regulator stage comprising: a current terminal configured to receive the reference current; a NMOS transistor having: a gate coupled to the current terminal; a drain coupled to the supply terminal; and a source coupled to an output terminal; a voltage reference circuit for providing a regulated output voltage coupled between the output terminal and the reference terminal, the voltage reference circuit comprising an output resistor coupled in series with a conduction channel of an output bipolar transistor arranged in a diode-connected configuration; an input bipolar transistor having: a conduction channel coupled between the current terminal and the reference terminal; and a base terminal coupled to a base terminal of the output bipolar transistor.Type: ApplicationFiled: May 17, 2021Publication date: December 23, 2021Inventors: Thomas Mallard, Olivier Tico
-
Patent number: 10788851Abstract: An apparatus, a method, and an integrated circuit for a providing a temperature-compensated Zener reference are disclosed. In accordance with at least one embodiment, the apparatus comprises a proportional-to-absolute-temperature (PTAT) current source; a complementary-to-absolute-temperature (CTAT) current source; and a Zener diode, with the PTAT current source coupled to a first Zener diode terminal of the Zener diode, the CTAT current source coupled to the first Zener diode terminal of the Zener diode, and the PTAT current source providing a PTAT current and the CTAT current source providing a CTAT current, wherein the PTAT current and the CTAT current are combined for provide a temperature-compensated bias current.Type: GrantFiled: April 25, 2019Date of Patent: September 29, 2020Assignee: NXP USA, Inc.Inventors: Simon Brule, Yuan Gao, Olivier Tico
-
Publication number: 20200218302Abstract: An apparatus, a method, and an integrated circuit for a providing a temperature-compensated Zener reference are disclosed. In accordance with at least one embodiment, the apparatus comprises a proportional-to-absolute-temperature (PTAT) current source; a complementary-to-absolute-temperature (CTAT) current source; and a Zener diode, with the PTAT current source coupled to a first Zener diode terminal of the Zener diode, the CTAT current source coupled to the first Zener diode terminal of the Zener diode, and the PTAT current source providing a PTAT current and the CTAT current source providing a CTAT current, wherein the PTAT current and the CTAT current are combined for provide a temperature-compensated bias current.Type: ApplicationFiled: April 25, 2019Publication date: July 9, 2020Inventors: Simon Brule, Yuan Gao, Olivier Tico
-
Patent number: 10514717Abstract: A compensation circuit configured for coupling to a voltage source and a reference circuit. The voltage source is configured for supplying a supply voltage to the compensation circuit and the reference circuit. The reference circuit includes a first circuit node and a reference output electrically coupled to the first circuit node for outputting a reference signal having a constant reference amplitude. The compensation circuit includes a transient converter for converting a first transient perturbation of the supply voltage into a first compensation electrical signal proportional to said first transient perturbation, and an adder coupled to the transient converter for adding the first compensation electrical signal to an electrical signal at the first circuit node with a first polarity opposite to a disturbance polarity of a disturbance of the electrical signal in response to the first transient perturbation.Type: GrantFiled: January 17, 2017Date of Patent: December 24, 2019Assignee: NXP USA, Inc.Inventors: Olivier Tico, Pascal Kamel Abouda, Yuan Gao
-
Publication number: 20170336823Abstract: A compensation circuit configured for coupling to a voltage source and a reference circuit. The voltage source is configured for supplying a supply voltage to the compensation circuit and the reference circuit. The reference circuit includes a first circuit node and a reference output electrically coupled to the first circuit node for outputting a reference signal having a constant reference amplitude. The compensation circuit includes a transient converter for converting a first transient perturbation of the supply voltage into a first compensation electrical signal proportional to said first transient perturbation, and an adder coupled to the transient converter for adding the first compensation electrical signal to an electrical signal at the first circuit node with a first polarity opposite to a disturbance polarity of a disturbance of the electrical signal in response to the first transient perturbation.Type: ApplicationFiled: January 17, 2017Publication date: November 23, 2017Inventors: Olivier TICO, Pascal Kamel ABOUDA, Yuan Gao
-
Patent number: 9742393Abstract: A voltage supply circuit for an electronic circuit includes a switch configured to selectively connect a supply input of the electronic circuit with a main supply voltage source. An auxiliary voltage supply unit has an auxiliary voltage output coupled to the supply input of the electronic circuit. The auxiliary voltage supply unit is configured to at least temporarily output an auxiliary voltage to the supply input. The auxiliary voltage has a voltage level lower than a voltage level of a main supply voltage supplied by the main supply voltage source.Type: GrantFiled: October 18, 2013Date of Patent: August 22, 2017Assignee: NXP USA, Inc.Inventors: Cristian Pavao-Moreira, Birama Goumballa, Olivier Tico
-
Publication number: 20160241228Abstract: A voltage supply circuit for an electronic circuit includes a switch configured to selectively connect a supply input of the electronic circuit with a main supply voltage source. An auxiliary voltage supply unit has an auxiliary voltage output coupled to the supply input of the electronic circuit. The auxiliary voltage supply unit is configured to at least temporarily output an auxiliary voltage to the supply input. The auxiliary voltage has a voltage level lower than a voltage level of a main supply voltage supplied by the main supply voltage source.Type: ApplicationFiled: October 18, 2013Publication date: August 18, 2016Inventors: Cristian PAVAO-MOREIRA, Birama GOUMBALLA, Olivier TICO
-
Patent number: 9397690Abstract: An apparatus for sensing current of a vehicle battery employs an extended counting analog-to-digital conversion process (212) to a chopped and amplified voltage appearing across a low ohmic shunt resistor (203) placed between the negative pole of the vehicle's battery and the chassis ground of the vehicle. Gain adjustment control of a programmable gain amplifier (209) by matching the gain to the dynamic range of the ADC (212) permits a high dynamic signal sensing.Type: GrantFiled: March 21, 2013Date of Patent: July 19, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Jean Lasseuguette, Jérôme Casters, Stéphane Ollitrault, Thierry Robin, Olivier Tico
-
Patent number: 9320095Abstract: A controller system controls a plurality of lighting element arrays. The controller system comprises array selection module for selecting a lighting element array, voltage control module arranged to apply a voltage to at least the selected lighting element array, a common current source arranged to provide a current from the common current source to the selected lighting element array, and duty cycle control module arranged to control a ratio of the current to the selected lighting element array over a time sharing cycle.Type: GrantFiled: August 18, 2009Date of Patent: April 19, 2016Assignee: FREESCALE SEMICONDUCTOR INC.Inventors: Olivier Tico, Laurent Bordes, David Schlueter, Carl Wojewoda
-
Publication number: 20150381198Abstract: An apparatus for sensing current of a vehicle battery employs an extended counting analogue-to-digital conversion process to a chopped and amplified voltage appearing across a low ohmic shunt resistor placed between the negative pole of the vehicle's battery and the chassis ground of the vehicle. Gain adjustment control of a programmable gain amplifier by matching the gain to the dynamic range of the ADC permits a high dynamic signal sensing.Type: ApplicationFiled: March 21, 2013Publication date: December 31, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: JEAN LASSEUGUETTE, JÉRÔME CASTERS, STÉPHANE OLLITRAULT, THIERRY ROBIN, OLIVIER TICO
-
Patent number: 9088210Abstract: The present application relates to a power supply module which is operable in a switch mode and in a linear mode. The power supply module includes a detector for detecting the presence of an inductor at an output node of the power supply module If an inductor is detected, the detector outputs a signal indicating the presence of the inductor, and the power supply module selects the switch mode as its operating mode. If no inductor is detected, the detector outputs a signal indicative of the absence of an inductor and the power supply module selects its linear mode as its operating mode.Type: GrantFiled: June 28, 2012Date of Patent: July 21, 2015Assignee: CAMBRIDGE SILICON RADIO LIMITEDInventors: Ludovic Oddoart, Olivier Tico