Patents by Inventor Osama Sami Haddadin
Osama Sami Haddadin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7747666Abstract: A block polyphase filter is constructed of a set of filter blocks having different filter functions, and being arranged for parallel processing of portions of an input sequence of signals. Signals of the input sequence are divided among the blocks by a demultiplexer for processing at a clock frequency lower than a clock frequency of the input signal sequence. The filter blocks are arranged in groups, wherein output signals of the blocks in any one group are summed to produce an output signal of the filtered group. Output signals of all of the filter groups are multiplexed to provide an output signal sequence wherein the repetition frequency of the signals may be higher, lower, or equal to the repetition frequency of the input signal sequence depending upon the ratio of the number of filter groups to the number of filter blocks in the set of filter blocks.Type: GrantFiled: August 9, 2004Date of Patent: June 29, 2010Assignee: L-3 Communications CorporationInventors: Osama Sami Haddadin, Brad Terry Hansen, L. Andrew Gibson, Jr., Roland Richard Henrie
-
Patent number: 7702034Abstract: A circuit 30 for upsampling and upconverting a high rate signal that is divided into M in-phase (I) symbols and M quadrature (Q) symbols. A Nyquist filter 32 upsamples by a factor of k each of the 2M symbols in parallel during one system clock period (CP). The filter 32 has a plurality of 2kM filter components 40, 42, that each provides a continuous output. A plurality of multipliers 50, 52 each upconverts a filter component output with a carrier wave signal 46, 48 that is output from a numerically controlled oscillator 44. A plurality of adders 54 each adds the output of two multipliers 50 to recombine corresponding I and Q samples to output kM samples during a CP. For continuous phase modulation, N parallel bits are input into the filter 32, upsampled in one CP, and accumulated and modulated 82 in parallel in one CP. For analog processing, M (I) and M (Q) symbols are input into an FIR filter 77a, 77b for upsampling, and decimated at a MUX/DAC block 78 for subsequent analog upconversion.Type: GrantFiled: March 17, 2008Date of Patent: April 20, 2010Assignee: L3 Communications CorporationInventors: Osama Sami Haddadin, L. Andrew Gibson, Jr., David Scott Nelson
-
Patent number: 7697641Abstract: A demodulator, suitable for use in a communication system and in a modem, has a block polyphase circuit with circuit blocks for different signal processing functions, particularly filtering, delay, and frequency conversion. The circuit blocks are arranged for parallel processing of different portions of an input sequence of signals. Signals of the input sequence to be filtered are divided among the blocks by a demultiplexer for processing at a clock frequency lower than a clock frequency of the input signal sequence. Signals outputted by groups of the circuit blocks are summed to produce an output signal of the group. Output signals of all of the groups are multiplexed to provide an output signal sequence such that the repetition frequency of the outputted signals may be higher, lower, or equal to that of the input signal sequence. This enables use of programmable circuitry operative at reduced clock rates.Type: GrantFiled: June 28, 2004Date of Patent: April 13, 2010Assignee: L-3 CommunicationsInventors: Osama Sami Haddadin, Brad Terry Hansen, David S. Nelson, Roland Richard Henrie
-
Patent number: 7515651Abstract: A circuit 30 for upsampling and upconverting a high rate signal that is divided into M in phase (I) symbols and M quadrature (Q) symbols. A Nyquist filter 32 upsamples by a factor of k each of the 2M symbols in parallel during one system clock period (CP). The filter 32 has a plurality of 2kM filter components 40, 42, that each provides a continuous output. A plurality of multipliers 50, 52 each upconverts a filter component output with a carrier wave signal 46, 48 that is output from a numerically controlled oscillator 44. A plurality of adders 54 each adds the output of two multipliers 50 to recombine corresponding I and Q samples to output kM samples during a CP. For continuous phase modulation, N parallel bits are input into the filter 32, upsampled in one CP, and accumulated and modulated 82 in parallel in one CP. For analog processing, M (I) and M (Q) symbols are input into an FIR filter 77a, 77b for upsampling, and decimated at a MUX/DAC block 78 for subsequent analog upconversion.Type: GrantFiled: August 7, 2003Date of Patent: April 7, 2009Assignee: L3 Communications CorporationInventors: Osama Sami Haddadin, L. Andrew Gibson, Jr., David Scott Nelson
-
Patent number: 7340024Abstract: A circuit for single or parallel digital fractional interpolation of data samples has a fractional interpolator filter, an oscillator for outputting timing signals to the fractional interpolator filter, and a detector loop with a strobe feedback from the oscillator for outputting a frequency adjustment to the oscillator. Three different approaches are shown to determine the frequency adjustment. One approach is to generate a pulse based on the symbol clock, and measure the differences between the pulse and the strobe and between the strobe and the pulse. The smaller is the frequency adjustment. Another approach is to adjust the strobe period to match the symbol clock period. A third approach is to add an oscillator-driven clock to the symbol clock and integrate the sum over a symbol clock period to generate the frequency adjustment.Type: GrantFiled: October 22, 2003Date of Patent: March 4, 2008Assignee: L3 Communications CorporationInventors: David Scott Nelson, L. Andrew Gibson, Jr., Osama Sami Haddadin, Michael Dennis Pulsipher
-
Patent number: 7263139Abstract: A circuit and method for correcting phase of a received phase modulated (PM) signal. The method uses k most recently received data bits, which alternate between in-phase I and quadrature Q bits, as an address for a lookup table 60. The lookup table outputs a phase figure 62 derived from a reconstructed waveform. When the most recent k bit is a Q bit, the complement 68 of the phase figure 62 is calculated to yield a phase correction. Otherwise, the phase figure is the phase correction, which is applied to adjust the phase of a delayed version of the received signal. The delayed, phase adjusted signal is then applied to correct the phase of a received signal. The circuit splits an input PM signal in parallel between a matched filter 54 and a delay block 76, 88. The matched filter output provides the input to a register 58 for storing the k data bits. The delay block holds the PM signal until it is input into a loop phase shifter 78 synchronously with the phase correction.Type: GrantFiled: August 22, 2003Date of Patent: August 28, 2007Assignee: L-3 Communications CorporationInventors: Samuel C. Kingston, Osama Sami Haddadin, William K. McIntire
-
Patent number: 7233632Abstract: A circuit and method for correcting timing of a received phase modulated signal. The method uses k most recently received data bits as an address for a lookup table 60. The lookup table includes reconstructed waveforms from which a timing weighing factor is determined. The received PM from time t1 is delayed, phase adjusted, and multiplied by the timing weighing factor, the product of which is used by a timing adjust block 50 to adjust timing of the PM signal at a time after t1. The circuit inputs a PM signal to a timing adjust block 50. The output is split between a matched filter 54 and a loop phase shifter 78. The matched filter feeds alternating I and Q bits into a register 58 that holds k data bits, which are used as an address for a lookup table 60. The output of the lookup table 60 becomes a timing weighing figure, which is multiplied 74 with an output of the loop phase shifter 78 and then input into the timing adjust block 50 for adjusting timing of a PM signal.Type: GrantFiled: August 21, 2003Date of Patent: June 19, 2007Assignee: L-3 Communications CorporationInventors: Samuel C. Kingston, Osama Sami Haddadin, William K. McIntire