Patents by Inventor Paige A. Kolze
Paige A. Kolze has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9722613Abstract: A circuit arrangement for enabling a partial reconfiguration of a circuit implemented in an integrated circuit device is described. The circuit arrangement comprises a plurality of circuit blocks, wherein each circuit block is configurable to implement a predetermined function and comprises a control circuit configured to receive a global enable signal and a plurality of global reconfiguration signals; and a routing network coupled to the plurality of circuit blocks for routing the global enable signal and the plurality of global reconfiguration signals to each circuit block of the plurality of circuit blocks; wherein each circuit block of the plurality of circuit blocks is configured to independently receive a local enable signal enabling a partial reconfiguration of the circuit in response to the plurality of global reconfiguration signals.Type: GrantFiled: September 28, 2015Date of Patent: August 1, 2017Assignee: XILINX, INC.Inventors: David P. Schultz, Weiguang Lu, Paige A. Kolze
-
Patent number: 8786310Abstract: Approaches for partially reconfiguring a frame are disclosed. In one approach, a circuit arrangement includes programmable resources, frames of configuration memory cells, and partial configuration control memory cells. Each frame includes a plurality of subsets of configuration memory cells, and each subset configures one of the programmable resources. Each partial configuration control memory cell is coupled to a respective one of the subsets. Responsive to a first partial bitstream that includes a quantity of configuration data for all the subsets of configuration cells of a first frame of the plurality of frames, each subset of the configuration memory cells of the first frame is configurable or not configurable responsive to the state of the associated partial configuration control memory cell.Type: GrantFiled: August 17, 2012Date of Patent: July 22, 2014Assignee: Xilinx, Inc.Inventors: Weiguang Lu, Paige A. Kolze, William W. Stiehl, Robert M. Balzli, Jr., Carl M. Stern, Chen W. Tseng
-
Patent number: 7626418Abstract: A configurable interface for an integrated circuit is described. The integrated circuit includes a first core, where the first core is an application specific circuit version of a Peripheral Component Interconnect Express (“PCIe”) interface device. First configuration memory cells are associated with the first core, and the first configuration memory cells are for configuring the first core. The first configuration memory cells are programmable responsive to a first portion of a configuration bitstream, and the configuration bitstream is capable of including user-logic information for programming programmable logic of the integrated circuit.Type: GrantFiled: May 14, 2007Date of Patent: December 1, 2009Assignee: Xilinx, Inc.Inventors: Paige A. Kolze, Laurent F. Stadler, Patrick C. McCarthy
-
Patent number: 6169416Abstract: The programmable logic of a programmable device is sectioned into four logic regions. Each logic region includes logic elements and a programmable interconnect structure employing antifuses for programmably interconnecting selected ones of those logic elements. Programming conductors for supplying programming current to antifuses of a logic region extend across the logic region but do not extend across other logic regions. Similarly, programming control conductors that control programming transistors of the logic region extend across the logic region but do not extend across other logic regions. The programmable device structure allows four antifuses to be programmed simultaneously, one antifuse in each logic region. An antifuse can be selected for simultaneous programming from a logic region, irrespective of the other three antifuses that are or may be selected for simultaneous programming from the other three logic regions.Type: GrantFiled: September 1, 1998Date of Patent: January 2, 2001Assignee: QuickLogic CorporationInventors: David D. Eaton, Paige A. Kolze
-
Patent number: 6157207Abstract: To protect logic module output devices from high voltages, logic modules are not powered during antifuse programming. In some embodiments, two separate power input terminals VCC1 and VCC2 are provided: power input terminal VCC1 being coupled to power the logic modules, and power input terminal VCC2 being coupled to power the programming control circuitry. Power terminal VCC1 is left floating or is grounded during antifuse programming such that the logic modules are not powered but such that the programming circuitry is powered during antifuse programming via the second power terminal VCC2. Logic module output protection transistors are not required nor is the associated charge pump. Because the logic module input devices are not powered, a current surge through the input devices on power up does not occur and an internal disable signal and associated circuitry is not required.Type: GrantFiled: May 11, 1998Date of Patent: December 5, 2000Assignee: QuickLogic CorporationInventors: David D. Eaton, Sudarshan Varshney, Paige A. Kolze
-
Patent number: 6130554Abstract: A programmable integrated circuit (see FIG. 13) includes a plurality of routing resources including collinearly extending routing wire segments and a test circuit for testing the integrity of the routing wire segments. The routing resource structures include a plurality of unprogrammed antifuses disposed between routing wire segments and a plurality of transistors disposed electrically in parallel with a corresponding respective one of the antifuses. The test circuit has a common node that may be coupled to a selected one of the routing resource structures for testing. In test mode, the test circuit detects whether a current flows through the selected routing resource structure and in response provides either a digital low value or a digital high value on an output node.Type: GrantFiled: September 17, 1997Date of Patent: October 10, 2000Assignee: QuickLogic CorporationInventors: Paige A. Kolze, Andrew K. Chan, James A. Apland
-
Patent number: 6127845Abstract: In a programmable device employing antifuses, first digital logic transistors the gates of which will experience a programming voltage Vpp have a greater gate insulator thickness than do second digital logic transistors the gates of which will not experience the programming voltage. The first digital logic transistors may be logic module input device transistors. The first digital logic transistors may be transistors coupled to an enable input lead where the enable input lead is couplable to a tie-high conductor or to a tie-low conductor depending on which of two antifuses is programmed.Type: GrantFiled: July 8, 1998Date of Patent: October 3, 2000Assignee: QuickLogic CorporationInventors: Paige A. Kolze, Andre Stolmeijer, David D. Eaton
-
Patent number: 6084428Abstract: A field programmable gate array has columns of logic modules. A programming conductor used to conduct programming current to program antifuses of the field programmable gate array extends between two adjacent columns of logic modules. First wire segments extend from the programming conductor and toward the logic modules of a first of the two adjacent columns. Second wire segments extend the opposite direction from the programming conductor and toward logic modules of the second of the two adjacent columns. Programming current used to program antifuses disposed along the first wire segments as well as antifuses disposed along the second wire segments can be supplied from the same programming conductor that extends between the two columns of logic modules. The logic modules of the first column are mirrored versions of the logic modules of the second column.Type: GrantFiled: September 17, 1997Date of Patent: July 4, 2000Assignee: QuickLogic CorporationInventors: Paige A. Kolze, James A. Apland
-
Field programmable gate array having testable antifuse programming architecture and method therefore
Patent number: 6081129Abstract: A programming architecture for a field programmable gate array (FPGA) employing antifuses is disclosed. To test the integrity of programming conductors, programming transistors, routing wire segments and a combinatorial portion of a logic module of the unprogrammed FPGA (see FIG. 16), a combination of digital logic values is supplied onto the inputs of the combinatorial portion in a test mode. A defect is determined to exist if the correct digital value is not then output by the combinatorial portion. The digital value output by the combinatorial portion is captured in the flip-flop of the logic module and is shifted out of the FPGA in a scan out test mode. A programming transistor, programming conductor and routing wire segment structure is also disclosed which facilitates such testing. In one embodiment (see FIG.Type: GrantFiled: September 17, 1997Date of Patent: June 27, 2000Assignee: QuickLogic CorporationInventors: James M. Apland, Paige A. Kolze -
Patent number: 6028444Abstract: Internal net drivers of a field programmable gate array are laid out with additional transistors to increase current drive capability at low supply voltages when a low supply voltage mask option is used. When a high supply voltage mask option is used, the additional transistors are not used in this way and the net drivers do not provide additional switching current drive capability. In some embodiments, were a low supply voltage mask option net driver operated at the high supply voltage, an impermissibly large switching current would flow through a programmed antifuse in a net coupled to the output of the net driver.Type: GrantFiled: December 20, 1996Date of Patent: February 22, 2000Assignee: QuickLogic CorporationInventors: Richard J. Wong, Paige A. Kolze
-
Patent number: 6018251Abstract: A programmable integrated circuit (see FIG. 18) includes a plurality of interface cells with programmable antifuses disposed on a branch of a routing conductor. The routing conductor extends in a first direction and is coupled to one terminal of a programming transistor. The other terminal of the programming transistor is coupled to a programming driver via a programming conductor that extends in the first direction. The branch of the routing conductor crosses a plurality of routing wire segments of one of the interface cells, where programmable antifuses are disposed to couple the branch of the routing conductor to one or more of the routing wire segments. The routing wire segments extend parallel to one another in the first direction and are each coupled to a first terminal of separate programming transistors. The second terminals of the programming transistors are coupled to programming drivers via programming conductors that extend in a second direction, which is perpendicular to the first direction.Type: GrantFiled: September 17, 1997Date of Patent: January 25, 2000Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 6011408Abstract: A programmable integrated circuit (see FIG. 10) includes a routing conductor, i.e., "express wire," that extends substantially across the array of the integrated circuit. Because of the metal resistance through the long express wire, the express wire is simultaneously supplied with programming current from two different programming voltage terminals. Thus, programming current may be supplied to an electrode of an antifuse being programmed using programming current flowing through two separate programming voltage terminals. One programming voltage terminal supplies programming current via a first programming transistor and a first programming conductor to the express wire near one end of the programming conductor whereas another programming voltage terminal supplies programming current via a second programming transistor and a second programming conductor to the express wire near an opposite end of the express wire.Type: GrantFiled: September 17, 1997Date of Patent: January 4, 2000Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 5986469Abstract: A programmable integrated circuit (see FIG. 9) has a plurality of L-shaped programming power buses (for example, 126, 130, 129 and 127) that extend along sides of the integrated circuit. Each L-shaped programming power bus extends along two adjacent sides of the integrated circuit such that legs of two L-shaped programming power buses extend along each of the sides. There are four pluralities of programming drivers (for example, 110, 117, 115 and 112), one plurality being associated with each of the four sides. There are also four programming current multiplexers (for example, 118, 125, 123 and 120), one associated with each of the sides. A programming driver of one of the plurality of programming drivers is selectively couplable to one of the two L-shaped programming power bus legs that extends along the associated side of the integrated circuit via the programming current multiplexer associated with that side.Type: GrantFiled: September 17, 1997Date of Patent: November 16, 1999Assignee: QuickLogic CorporationInventors: David D. Eaton, Paige A. Kolze, James M. Apland
-
Patent number: 5900742Abstract: An interface cell for a programmable integrated circuit includes a pad, an input buffer, a first routing conductor, a plurality of second routing conductors, and a plurality of antifuses. The input of the input buffer is coupled to the pad and the output of the input buffer is coupled to the first routing conductor so that an input signal from the pad can be supplied onto the first routing conductor without passing through any programmed antifuses. The second routing conductors extend parallel to one another in a direction perpendicular to the direction in which the first routing conductor extends. The second routing conductors cross the first routing conductor and then pass out of the interface cell and into a routing channel of the programmable integrated circuit. One of the antifuses is disposed at each location where one of the second routing conductors crosses the first routing conductor.Type: GrantFiled: June 21, 1996Date of Patent: May 4, 1999Assignee: QuickLogic CorporationInventors: Paige A. Kolze, William D. Cox, Kevin K. Yee
-
Patent number: 5859543Abstract: A programmable integrated circuit such as a field programmable gate array (see FIG. 3) has a few long routing wire segments for transmitting signals long distances across the integrated circuit. These long routing wire segments can be coupled together with programmed antifuses. A high-drive output driver may be used to drive signals a long distance through such coupled together long routing wire segments giving rise to large switching currents across the programmed antifuses that couple the long wire segments together. In some types of antifuses, programmed antifuse reliability is dependent upon maintaining the programming current used to program the antifuse a certain factor greater than the peak switching current flowing through the antifuse during normal operation. The antifuses in these long wire segments therefore should be programmed with proportionately larger programming currents.Type: GrantFiled: September 17, 1997Date of Patent: January 12, 1999Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 5825201Abstract: A programming architecture for a field programmable gate array (FPGA) employing antifuses is disclosed. In one aspect, the number of programming conductors and the number of perpendicular programming control conductors for a logic module are substantially equal. In another aspect, programming current is supplied onto long routing wire segments via two programming transistors and two programming conductors. In another aspect, a pattern of programming drivers alternates from one side of the integrated circuit to the opposite side from one column of macrocells to the next. In other aspects, control conductors and programming conductors are tested with test antifuses and test transistors. In another aspect, adjacent logic modules have mirrored structures so that they can share an intervening programming conductor resource.Type: GrantFiled: June 21, 1996Date of Patent: October 20, 1998Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 5825200Abstract: The programmable interconnect structure of a field programmable gate array (see FIG. 4B) includes a plurality of wire segments extending in a first direction, the wire segments being collinear with respect to each other. An antifuse is disposed between each pair of adjacent wire segments so that the adjacent wire segments can be coupled together. Programming conductors for supplying a programming voltage onto selected wire segments extend in a second direction perpendicular to the first direction. The programming drivers for driving some of the programming conductors are disposed on one side (for example above) of the wire segments whereas the programming drivers for driving others of the programming conductors are disposed on the opposite side (for example below) of the wire segments. The pattern for programming drivers coupled to programming conductors alternates from one side of the wire segments to the other from column to column across the field programmable gate array.Type: GrantFiled: September 17, 1997Date of Patent: October 20, 1998Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 5682106Abstract: A programmable ASIC architecture allows the size of programming transistors to be reduced along with other parts of the device as advances in processing technology are made. Programming enable circuits are used to allow a programming address shift register having fewer bits to be used in the programming of antifuses. Methods of simultaneously programming multiple corresponding antifuses to speed ASIC programming are disclosed. Aspects of the architecture allow output protection for digital logic elements in modules to be eliminated, some testing transistors to be eliminated, the sizes of other testing transistors to be reduced, capacitances on interconnect wire segments to be reduced, some programming transistors to be eliminated, and the sizes of other programming transistors to be reduced.Type: GrantFiled: September 18, 1996Date of Patent: October 28, 1997Assignee: QuickLogic CorporationInventors: William D. Cox, Benjamin W. Blair, Paige A. Kolze, Hua-Thye Chua
-
Patent number: 5600262Abstract: To facilitate the simultaneous programming of multiple antifuses on an integrated circuit, a first current path is established from a first programming terminal (VPP1) of a programmable logic device through a first antifuse to be programmed and a second current path is established from a second programming terminal (VPP2) of the programmable logic device through a second antifuse to be programmed. By supplying the programming current for programming the first antifuse from a different terminal than the programming current for programming the second antifuse, the two antifuses can be programmed simultaneously with an adequate amount of programming current being supplied to each antifuse. A programming current multiplexer circuit is disclosed for selectively coupling either a first programming voltage (VPP1) terminal, a second programming voltage (VPP2), or a ground terminal (GND) to a programming bus and/or to an antifuse to be programmed.Type: GrantFiled: October 11, 1995Date of Patent: February 4, 1997Assignee: QuickLogic CorporationInventor: Paige A. Kolze
-
Patent number: 5495181Abstract: To facilitate the simultaneous programming of multiple antifuses on an integrated circuit, a first current path is established from a first programming terminal (VPP1) of a programmable logic device through a first antifuse to be programmed and a second current path is established from a second programming terminal (VPP2) of the programmable logic device through a second antifuse to be programmed. By supplying the programming current for programming the first antifuse from a different terminal than the programming current for programming the second antifuse, the two antifuses can be programmed simultaneously with an adequate amount of programming current being supplied to each antifuse. A programming current multiplexer circuit is disclosed for selectively coupling either a first programming voltage (VPP1) terminal, a second programming voltage (VPP2), or a ground terminal (GND) to a programming bus and/or to an antifuse to be programmed.Type: GrantFiled: December 1, 1994Date of Patent: February 27, 1996Assignee: QuickLogic CorporationInventor: Paige A. Kolze