Patents by Inventor Parvaneh Alavi
Parvaneh Alavi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11630720Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: GrantFiled: June 24, 2021Date of Patent: April 18, 2023Assignee: Western Digital Technologies, Inc.Inventors: Parvaneh Alavi, Kai-Lung Cheng, Yun-Tzuo Lai, Haining Liu
-
Publication number: 20220300281Abstract: A software-based product development portfolio management system and method that may be implemented using a software as a service (SaaS) model that allows users (based on access rights) to: create and update valid project plans using integrated management tools and techniques, view near-real-time project data and metrics; 5 enable lean project management; send messages to other users via system alerts and/or e-mails and receive messages/alerts from other SPM System users; input data; establish and change organizational governance guidelines; and approve, conditionally approve or reject decisions.Type: ApplicationFiled: June 6, 2022Publication date: September 22, 2022Applicant: RTCONFIDENCE, INC.Inventors: Michael M. Bissonette, Thomas Cocotis, Craig Trivelpiece, David Maeschen, Parvaneh Alavi
-
Patent number: 11354121Abstract: A software-based product development portfolio management system and method that may be implemented using a software as a service (SaaS) model that allows users (based on access rights) to: create and update valid project plans using integrated management tools and techniques, view near-real-time project data and metrics; enable lean project management; send messages to other users via system alerts and/or e-mails and receive messages/alerts from other SPM System users; input data; establish and change organizational governance guidelines; and approve, conditionally approve or reject decisions.Type: GrantFiled: January 13, 2020Date of Patent: June 7, 2022Assignee: RTCONFIDENCE, INC.Inventors: Michael M. Bissonette, Thomas Cocotis, Craig Trivelpiece, David Maeschen, Parvaneh Alavi
-
Publication number: 20210318927Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: ApplicationFiled: June 24, 2021Publication date: October 14, 2021Inventors: Parvaneh ALAVI, Kai-Lung CHENG, Yun-Tzuo LAI, Haining LIU
-
Patent number: 11086712Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: GrantFiled: November 22, 2019Date of Patent: August 10, 2021Assignee: Western Digital Technologies, Inc.Inventors: Parvaneh Alavi, Kai-Lung Cheng, Yun-Tzuo Lai, Haining Liu
-
Publication number: 20200233662Abstract: A software-based product development portfolio management system and method that may be implemented using a software as a service (SaaS) model that allows users (based on access rights) to: create and update valid project plans using integrated management tools and techniques, view near-real-time project data and metrics; enable lean project management; send messages to other users via system alerts and/or e-mails and receive messages/alerts from other SPM System users; input data; establish and change organizational governance guidelines; and approve, conditionally approve or reject decisions.Type: ApplicationFiled: January 13, 2020Publication date: July 23, 2020Inventors: Michael M. Bissonette, Thomas Cocotis, Craig Trivelpiece, David Maeschen, Parvaneh Alavi
-
Publication number: 20200089563Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: ApplicationFiled: November 22, 2019Publication date: March 19, 2020Inventors: Parvaneh ALAVI, Kai-Lung CHENG, Yun-Tzuo LAI, Haining LIU
-
Patent number: 10496470Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: GrantFiled: December 30, 2016Date of Patent: December 3, 2019Assignee: Western Digital Technologies, Inc.Inventors: Parvaneh Alavi, Kai-Lung Cheng, Yun-Tzuo Lai, Haining Liu
-
Patent number: 10372382Abstract: Aspects of the disclosure provide methods and apparatus that monitor and mitigate Read Disturb errors in non-volatile memory (NVM) devices such as NAND flash memories. The disclosed methods and apparatus determine which logical block addresses (LBAs) in the NVM device are frequently accessed by a host, rather than looking a physical address accesses. The potential Read Disturb errors may then be mitigated by triggering Read Disturb mitigation when the numbers of access of one or more of the frequently accessed LBAs exceeds a predefined number of accesses.Type: GrantFiled: December 29, 2016Date of Patent: August 6, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Parvaneh Alavi, Hung-min Chang, Haining Liu, Jerry Lo, Hung-Cheng Yeh
-
Publication number: 20180188981Abstract: Aspects of the disclosure provide methods and apparatus that monitor and mitigate Read Disturb errors in non-volatile memory (NVM) devices such as NAND flash memories. The disclosed methods and apparatus determine which logical block addresses (LBAs) in the NVM device are frequently accessed by a host, rather than looking a physical address accesses. The potential Read Disturb errors may then be mitigated by triggering Read Disturb mitigation when the numbers of access of one or more of the frequently accessed LBAs exceeds a predefined number of accesses.Type: ApplicationFiled: December 29, 2016Publication date: July 5, 2018Inventors: Parvaneh Alavi, Hung-min Chang, Haining Liu, Jerry Lo, Hung-Cheng Yeh
-
Publication number: 20180189149Abstract: A device that provides error recovery handling includes a processor that is configured to receive an error recovery request including error type information and a page address, where the error type information is mapped to a first error recovery technique. The processor may be configured to determine whether an error count associated with the flash memory circuit satisfies a first criterion and an error map associated with the flash memory circuit satisfies a second criterion, where the error count indicates a number of read errors that have occurred and the error map indicates blocks in which the read errors have occurred. The processor may be configured to utilize a second technique to attempt to recover data when the first and second criterions are satisfied, otherwise utilize the first technique to attempt to recover data, where the second technique is associated with recovering data stored in an offline flash memory circuit.Type: ApplicationFiled: December 30, 2016Publication date: July 5, 2018Inventors: Parvaneh ALAVI, Kai-Lung CHENG, Yun-Tzuo LAI, Haining LIU