Patents by Inventor Pasquale Butta'
Pasquale Butta' has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11906995Abstract: A voltage regulator coupled between a first node and second node includes a first (full-power) regulator circuit and a second (low-power) regulator circuit. In a first mode: the first regulator circuit is activated (with the second regulator circuit inactive) when the voltage at the first node is a battery voltage, and the voltage regulator is kept de-activated when the voltage at the first node is a ground voltage. In a second mode: the first regulator circuitry in is active (with the second regulator circuitry inactive) when the voltage at the first node is a battery voltage, and the voltage regulator is inactive when the voltage at the first node is a ground voltage. In a third mode: the second regulator circuitry is active (with the first regulator circuitry inactive) irrespective of the voltage at the first node being at the battery voltage or the ground voltage.Type: GrantFiled: June 9, 2022Date of Patent: February 20, 2024Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Francesco Clerici, Pasquale Butta'
-
Patent number: 11906994Abstract: A voltage regulator is embedded in a circuit intermediate a first node (coupled to a battery) and a second node (supplying power to an external memory). The voltage regulator is activatable in a first mode of operation for startup during which an voltage is applied to the second node that increases towards a supply threshold. In response to the voltage at the second node reaching the supply threshold, the voltage regulator transitions to a second mode of operation where a programmable regulated voltage (higher than the supply threshold) is applied to the second node. In response to receipt of a low-power operation request, a first high-drive regulator circuitry is deactivated and a second low-power regulator circuitry is activated to provide a third mode of operation at low power.Type: GrantFiled: June 9, 2022Date of Patent: February 20, 2024Assignees: STMicroelectronics S.r.l., STMicroelectronics (Rousset) SASInventors: Daniele Mangano, Andrei Tudose, Francesco Clerici, Pasquale Butta'
-
Patent number: 11803226Abstract: A power-saving system includes a retention memory element for a retained peripheral that is set to a logic state during an operational-power mode and maintains the logic state during an enhanced power-saving mode. The power-saving system also includes a non-retention memory element for a non-retained peripheral that is set to a logic state during the operational-power mode of the power-saving system; and a controller that instructs the retention memory element to maintain its logic state while in an enhanced power-saving mode.Type: GrantFiled: May 14, 2020Date of Patent: October 31, 2023Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Michele Alessandro Carrano, Pasquale Butta′, Sergio Abenda
-
Publication number: 20220397924Abstract: A voltage regulator coupled between a first node and second node includes a first (full-power) regulator circuit and a second (low-power) regulator circuit. In a first mode: the first regulator circuit is activated (with the second regulator circuit inactive) when the voltage at the first node is a battery voltage, and the voltage regulator is kept de-activated when the voltage at the first node is a ground voltage. In a second mode: the first regulator circuitry in is active (with the second regulator circuitry inactive) when the voltage at the first node is a battery voltage, and the voltage regulator is inactive when the voltage at the first node is a ground voltage. In a third mode: the second regulator circuitry is active (with the first regulator circuitry inactive) irrespective of the voltage at the first node being at the battery voltage or the ground voltage.Type: ApplicationFiled: June 9, 2022Publication date: December 15, 2022Applicant: STMicroelectronics S.r.l.Inventors: Daniele MANGANO, Francesco CLERICI, Pasquale BUTTA'
-
Publication number: 20220397923Abstract: A voltage regulator is embedded in a circuit intermediate a first node (coupled to a battery) and a second node (supplying power to an external memory). The voltage regulator is activatable in a first mode of operation for startup during which an voltage is applied to the second node that increases towards a supply threshold. In response to the voltage at the second node reaching the supply threshold, the voltage regulator transitions to a second mode of operation where a programmable regulated voltage (higher than the supply threshold) is applied to the second node. In response to receipt of a low-power operation request, a first high-drive regulator circuitry is deactivated and a second low-power regulator circuitry is activated to provide a third mode of operation at low power.Type: ApplicationFiled: June 9, 2022Publication date: December 15, 2022Applicants: STMicroelectronics S.r.l., STMicroelectronics (Rousset) SASInventors: Daniele MANGANO, Andrei TUDOSE, Francesco CLERICI, Pasquale BUTTA'
-
Publication number: 20210357015Abstract: A power-saving system includes a retention memory element for a retained peripheral that is set to a logic state during an operational-power mode and maintains the logic state during an enhanced power-saving mode. The power-saving system also includes a non-retention memory element for a non-retained peripheral that is set to a logic state during the operational-power mode of the power-saving system; and a controller that instructs the retention memory element to maintain its logic state while in an enhanced power-saving mode.Type: ApplicationFiled: May 14, 2020Publication date: November 18, 2021Inventors: Daniele Mangano, Michele Alessandro Carrano, Pasquale Butta', Sergio Abenda
-
Patent number: 11025289Abstract: A method for power management in an electronic circuit that comprises a processing system and an RF embedded circuit includes: generating a first regulated voltage with a power regulation module of the RF embedded circuit; generating a second regulated voltage from the first regulated voltage with a first linear regulator of the processing system; and controlling the power regulation module of the RF embedded circuit to operate according to a plurality of operation modes. The operation modes include: a first sleep mode in which a switched-mode power supply of the RF embedded circuit is off and a second linear regulator of the RF embedded circuit is off; a second sleep mode in which a switched-mode power supply is off and the second linear regulator is on; and a third sleep mode in which the switched-mode power supply is on and the second linear regulator is off.Type: GrantFiled: February 25, 2020Date of Patent: June 1, 2021Assignee: STMicroelectronics S.r.l.Inventors: Daniele Mangano, Pasquale Butta′
-
Patent number: 10985736Abstract: An embodiment device comprises a processing circuit and IP circuitry coupled to a power supply line, wherein the IP circuitry has an IP circuitry supply threshold for IP circuitry operation. A supply monitor circuit is coupled to the power supply line to sense the voltage on the power supply line and to switch the processing circuit to a low-power mode as a result of a drop in the voltage on the power supply line. The supply monitor circuit comprises a threshold setting node and is configured to be deactivated as a result of the voltage on the power supply line dropping below a deactivation threshold level set at the threshold setting node. A threshold setting circuit is configured to apply to the threshold setting node of the supply monitor circuit the IP circuitry supply threshold as a result of the processing circuit being in the low-power mode.Type: GrantFiled: June 5, 2020Date of Patent: April 20, 2021Assignees: STMicroelectronics S.r.l., STMicroelectronics (Rousset) SASInventors: Daniele Mangano, Roland Van Der Tuijn, Pasquale Butta′
-
Publication number: 20200389153Abstract: An embodiment device comprises a processing circuit and IP circuitry coupled to a power supply line, wherein the IP circuitry has an IP circuitry supply threshold for IP circuitry operation. A supply monitor circuit is coupled to the power supply line to sense the voltage on the power supply line and to switch the processing circuit to a low-power mode as a result of a drop in the voltage on the power supply line. The supply monitor circuit comprises a threshold setting node and is configured to be deactivated as a result of the voltage on the power supply line dropping below a deactivation threshold level set at the threshold setting node. A threshold setting circuit is configured to apply to the threshold setting node of the supply monitor circuit the IP circuitry supply threshold as a result of the processing circuit being in the low-power mode.Type: ApplicationFiled: June 5, 2020Publication date: December 10, 2020Inventors: Daniele Mangano, Roland Van Der Tuijn, Pasquale Butta'
-
Publication number: 20200280332Abstract: A method for power management in an electronic circuit that comprises a processing system and an RF embedded circuit includes: generating a first regulated voltage with a power regulation module of the RF embedded circuit; generating a second regulated voltage from the first regulated voltage with a first linear regulator of the processing system; and controlling the power regulation module of the RF embedded circuit to operate according to a plurality of operation modes. The operation modes include: a first sleep mode in which a switched-mode power supply of the RF embedded circuit is off and a second linear regulator of the RF embedded circuit is off; a second sleep mode in which a switched-mode power supply is off and the second linear regulator is on; and a third sleep mode in which the switched-mode power supply is on and the second linear regulator is off.Type: ApplicationFiled: February 25, 2020Publication date: September 3, 2020Inventors: Daniele Mangano, Pasquale Butta'
-
Patent number: 6633939Abstract: A method of arbitration among a plurality of n units which seek access to a resource is regulated according to grants identified by means of an arbitration method, which compares between one another the priorities, generating, for each pair of the units comprising in general a unit x and a unit y with respective priorities Px and Py, a selection signal at a high level if the result of the operation Px>=Py is true. The method generates, for the pairs of the units, respective cross-request signals and generates the grant for the ith unit as a logical product of all the cross-request signals req_i_z with z ranging from 1 to n, excluding the case of z=i.Type: GrantFiled: June 15, 2001Date of Patent: October 14, 2003Assignee: STMicroelectronics S.r.l.Inventors: Pasquale Butta', Pierre Marty
-
Publication number: 20020042854Abstract: An interconnect system adapted for acting as a data path for transferring data fields on a bus between a plurality of initiators and targets operates in such a way that each data field is transferred during a respective cycle of a corresponding clock signal. The system is configured in such a way that the said data fields are divided into a first and a second part. Similarly, the cycle of the clock signal is divided into a first and a second part. The first and the second part of each data field are transferred, respectively, during the first and the second part of the cycle of the clock signal. Data fields having a size of 128 bits, for example, can thus be transferred on a 64-bit data path structure without any negative effect on the system performance and without the necessity of increasing the clock frequency; this facilitates the integration of the system on a chip.Type: ApplicationFiled: August 6, 2001Publication date: April 11, 2002Applicant: STMicroelectronics S.r.l.Inventors: Pasquale Butta', Giuseppe Reitano
-
Publication number: 20020032819Abstract: A method of arbitration among a plurality of n units which seek access to a resource is regulated according to grants identified by means of an arbitration method, which compares between one another the priorities, generating, for each pair of the units comprising in general a unit x and a unit y with respective priorities Px and Py, a selection signal at a high level if the result of the operation Px>=Py is true. The method generates, for the pairs of the units, respective cross-request signals and generates the grant for the ith unit as a logical product of all the cross-request signals req i x with x ranging from 1 to n, excluding the case of x=i.Type: ApplicationFiled: June 15, 2001Publication date: March 14, 2002Applicant: STMicroelectronics S.r.l.Inventors: Pasquale Butta, Pierre Marty