Patents by Inventor Patrick A. Raymond
Patrick A. Raymond has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10684664Abstract: A test and diagnostics circuit, methods and systems are described. An example test and diagnostics circuit includes a controller and a power monitor coupled to the controller. A load switch on the test and diagnostics circuit selectably implements a load from among multiple load values to test a computing and/or data storage system. The test and diagnostics circuit includes circuitry connecting the controller, the power monitor and the load switch to receive a test enable signal from a non-dedicated pin in a non-volatile dual inline memory module (NV-DIMM) slot to implement a test operation on the system.Type: GrantFiled: July 31, 2014Date of Patent: June 16, 2020Assignee: Hewlett Packard Enterprise Develepment LPInventors: Raghavan V. Venugopal, Patrick A. Raymond, William C. Hallowell, Han Wang, Chin-Lung Chiang, Jyun-Jie Wang
-
Patent number: 10671138Abstract: Example implementations relate to a parallel backup power supply. For example, a parallel backup power supply system can include a plurality of backup power supply cells that support a plurality of loads. Each of the backup power supply cells can include a charging module to charge an associated backup power supply cell among the plurality of backup power supply cells and a cell controller. The cell controller is to can be configured to control the charging module and communicate with a management module. The parallel backup power supply system can also include the management module to activate each of the plurality of backup power supply cells to provide backup power in parallel to the plurality of loads as each of the plurality of backup power supply cells is fully charged.Type: GrantFiled: October 30, 2014Date of Patent: June 2, 2020Assignee: Hewlett Packard Enterprise Development LPInventors: David K. Altobelli, Justin H. Park, Patrick A. Raymond, Han Wang, Raghavan V. Venugopal
-
Patent number: 10664034Abstract: Examples herein disclose receiving a communication indicating a number of loads supported by multiple nodes and determining an amount of power available at a backup power source. Based on the determination of the amount of power, the examples disclose delivering power to the multiple nodes from the backup power source.Type: GrantFiled: April 28, 2014Date of Patent: May 26, 2020Assignee: Hewlett Packard Enterprise Development LPInventors: Hai Ngoc Nguyen, Han Wang, Patrick A Raymond, Raghavan V Venugopal
-
Patent number: 10620857Abstract: Example implementations relate to combined backup power. For example, a system for combined backup power can include a combined backup power supply (CBPS) coupled to a node and a plurality of loads supported by the node. The CBPS can include an uninterruptible power supply (UPS) and a backup power supply coupled to the UPS to act as redundancy for the UPS.Type: GrantFiled: October 31, 2014Date of Patent: April 14, 2020Assignee: Hewlett Packard Enterprise Development LPInventors: Hai Ngoc Nguyen, Han Wang, Patrick A. Raymond, Raghavan V. Venugopal
-
Patent number: 10591968Abstract: Described are examples of back-up power apparatuses and systems including such back-up power apparatuses. An example may include a battery module, and a back-up power control module to determine a back-up power demand of a host device and selectively enable an output of power from the battery module to the host device if the battery module has a power capacity greater than the back-up power demand.Type: GrantFiled: September 30, 2013Date of Patent: March 17, 2020Assignee: Hewlett Packard Enterprise Development LPInventors: Hai Ngoc Nguyen, Han Wang, Patrick A. Raymond
-
Patent number: 10275003Abstract: Example implementations relate to backup power communication. For example, a system for backup power communication can include a shared backup power supply coupled to a node, a plurality of loads supported by the node, and a pass-through device to support multi-master communication between the shared backup power supply and the plurality of loads.Type: GrantFiled: October 27, 2014Date of Patent: April 30, 2019Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Justin H. Park, Patrick A. Raymond, David P. Mohr, David K. Altobelli, David W. Engler, Han Wang
-
Patent number: 10192748Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a method to control depth of etch in deep via etching and related structures. The method includes: forming an interface within the substrate between an etch control dopant and material of the substrate; etching a via within substrate; and terminating the etching of the via at the interface upon detection of the interface.Type: GrantFiled: October 19, 2016Date of Patent: January 29, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Timothy C. Krywanczyk, Patrick A. Raymond, John C. Hall, Damyon L. Corbin
-
Patent number: 10191681Abstract: Example implementations relate to placing loads in a self-refresh mode using a shared backup power supply. For example, a shared backup power supply system can include a node coupled to a shared backup power supply. The node can include a plurality of loads that include volatile memory and a processing resource to place the plurality of loads in a self-refresh mode in response to a failure of a primary power supply. A shared backup power supply system can also include the shared backup power supply to provide backup power to the plurality of loads in the self-refresh mode in response to the failure of the primary power supply.Type: GrantFiled: October 31, 2014Date of Patent: January 29, 2019Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Hai Ngoc Nguyen, Han Wang, Patrick A. Raymond, Raghavan V. Venugopal
-
Patent number: 10101790Abstract: Examples herein disclose determining when a battery module is below a full charge and selecting a subset of loads based on a prioritization among multiple loads. The selected subset of loads is to receive power from the battery module. The examples herein deliver power to the selected subset of loads.Type: GrantFiled: March 28, 2014Date of Patent: October 16, 2018Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Hai Ngoc Nguyen, Han Wang, Patrick A. Raymond, Raghavan V. Venugopal
-
Patent number: 10050645Abstract: A technique includes jointly encrypting and error encoding plain text data. The joint encryption and error encoding includes processing plain text data in an encryption cipher comprising a plurality of successive rounds to generate cipher text data; and embedding error correction encoding in the encryption cipher to error correction encode the cipher text data.Type: GrantFiled: January 30, 2014Date of Patent: August 14, 2018Assignee: Hewlett Packard Enterprise Development LPInventors: Han Wang, Joseph E. Foster, Raghavan V. Venugopal, Patrick A. Raymond
-
Publication number: 20180225201Abstract: A method for preserving volatile memory across a computer system disruption includes identifying a set of volatile memory. The set of volatile memory represents a portion of data in volatile memory to preserve during a system disruption. The method includes receiving a system event. The system event indicates that a computer system disruption will occur and that the set of volatile memory is to be written to a stable storage device. The method includes writing the set of volatile memory to the stable storage device to create a stored data set.Type: ApplicationFiled: July 23, 2015Publication date: August 9, 2018Inventors: Thierry FEVRIER, David C VALDEZ, Patrick A RAYMOND, Justin Haanbyull PARK, David P MOHR, Hai Ngoc NGUYEN, Michael Edward MCGOWEN
-
Patent number: 10025512Abstract: Processing data in a distributed data storage system generates a sparse check matrix correlating data elements to data syndromes. The system receives notification of a failed node in the distributed data storage system, accesses the sparse check matrix, and determines from the sparse check matrix a correlation between a data element and a syndrome. The system processes a logical operation on the data element and the syndrome and recovers the failed node.Type: GrantFiled: June 17, 2014Date of Patent: July 17, 2018Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Han Wang, Joseph E. Foster, Patrick A. Raymond, Raghavan V. Venugopal
-
Publication number: 20180108535Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a method to control depth of etch in deep via etching and related structures. The method includes: forming an interface within the substrate between an etch control dopant and material of the substrate; etching a via within substrate; and terminating the etching of the via at the interface upon detection of the interface.Type: ApplicationFiled: October 19, 2016Publication date: April 19, 2018Inventors: Timothy C. Krywanczyk, Patrick A. Raymond, John C. Hall, Damyon L. Corbin
-
Publication number: 20180024609Abstract: Example implementations relate to backup power communication. For example, a system includes a shared backup power supply coupled to a node, where the shared backup power supply includes a first communication interface. The system also includes a plurality of loads supported by the node, where each load of the plurality of loads includes a second communication interface. The first and second communication interfaces support peer-to-peer (P2P) communication between the shared backup power supply and the plurality of loads.Type: ApplicationFiled: December 2, 2014Publication date: January 25, 2018Inventors: Matthew T. Bolt, Patrick M. Schoeller, Patrick A. Raymond, David Kimler Altobelli
-
Publication number: 20180024768Abstract: Example implementations relate to partitioning memory modules into volatile and non-volatile portions. For example, a system includes a memory controller to partition a memory module into a non-volatile portion and a volatile portion and to identify persistent data to be backed up during a power loss condition. The memory controller is further to transfer the persistent data from the volatile portion of the memory module to the non-volatile portion of the memory module, in response to the power loss condition.Type: ApplicationFiled: February 13, 2015Publication date: January 25, 2018Inventors: Vincent Nguyen, Jeffrey A. Plank, Hai Ngoc Nguyen, Han Wang, Patrick A. Raymond, Raghavan V. Venugopal, Barry L. Olawsky
-
Publication number: 20170308142Abstract: Example implementations relate to a parallel backup power supply. For example, a parallel backup power supply system can include a plurality of backup power supply cells that support a plurality of loads. Each of the backup power supply cells can include a charging module to charge an associated backup power supply cell among the plurality of backup power supply cells and a cell controller. The cell controller is to can be configured to control the charging module and communicate with a management module. The parallel backup power supply system can also include the management module to activate each of the plurality of backup power supply cells to provide backup power in parallel to the plurality of loads as each of the plurality of backup power supply cells is fully charged.Type: ApplicationFiled: October 30, 2014Publication date: October 26, 2017Inventors: David K. ALTOBELLI, Justin H. PARK, Patrick A. RAYMOND, Han WANG, Raghavan V. VENUGOPAL
-
Publication number: 20170249248Abstract: Example implementations relate to data backup. For example, a data backup can include tracking a location of a data block on a first node and initiating a transfer, utilizing a backup power supply, of the data block to a non-volatile memory location on a second node in response to an interruption of a primary power supply. In addition, the data block can be restored to the tracked location of the first node responsive to a restoration of the primary power supply.Type: ApplicationFiled: November 12, 2014Publication date: August 31, 2017Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Vincent NGUYEN, David F. HEINRICH, Han WANG, Patrick A. RAYMOND, Raghavan V. VENUGOPAL, Barry L. OLAWSKY
-
Publication number: 20170220354Abstract: Example implementations relate to server node shutdown. For example, a server node shutdown can include detecting a secondary power supply integrated into a server node, receiving a primary power supply interruption signal from the secondary power supply, and initiating a sequenced shutdown of the server node in response to receiving the signal using the secondary power supply.Type: ApplicationFiled: November 12, 2014Publication date: August 3, 2017Inventors: David C. Valdez, Patrick A. Raymond, Justin H. Park, David P. Mohr, Hai Ngoc Nguyen
-
Publication number: 20170199692Abstract: Example implementations relate to placing loads in a self-refresh mode using a shared backup power supply. For example, a shared backup power supply system can include a node coupled to a shared backup power supply. The node can include a plurality of loads that include volatile memory and a processing resource to place the plurality of loads in a self-refresh mode in response to a failure of a primary power supply. A shared backup power supply system can also include the shared backup power supply to provide backup power to the plurality of loads in the self-refresh mode in response to the failure of the primary power supply.Type: ApplicationFiled: October 31, 2014Publication date: July 13, 2017Inventors: Hai Ngoc NGUYEN, Han WANG, Patrick A. RAYMOND, Raghvan V. VENUGOPAL
-
Publication number: 20170185123Abstract: A test and diagnostics circuit, methods and systems are described. An example test and diagnostics circuit includes a controller and a power monitor coupled to the controller. A load switch on the test and diagnostics circuit selectably implements a load from among multiple load values to test a computing and/or data storage system. The test and diagnostics circuit includes circuitry connecting the controller, the power monitor and the load switch to receive a test enable signal from a non-dedicated pin in a non-volatile dual inline memory module (NV-DIMM) slot to implement a test operation on the system.Type: ApplicationFiled: July 31, 2014Publication date: June 29, 2017Inventors: Raghavan V. VENUGOPAL, Patrick A. RAYMOND, William C. HALLOWELL, Han WANG, Chin-Lung CHIANG, Jyun-Jie WANG