Abstract: A valve prosthesis assembly is disclosed. The valve prosthesis assembly comprises a replacement valve including an attachment cuff, an inner layer graft and an outer layer graft coupled to the replacement valve at the attachment cuff. The replacement valve includes a first side and a second side opposite the first side, and the inner layer graft and the outer layer graft define a chamber therebetween adjacent to the first side of the replacement valve.

Abstract: A valve prosthesis assembly is disclosed. The valve prosthesis assembly comprises a replacement valve comprising an attachment cuff and a graft coupled to the attachment cuff of the replacement valve. The graft extends around a portion of the attachment cuff. A size of the graft is configured to be adjusted based on a degree of damage to the artery of the patient.

Abstract: A storage device and a data access method are provided. The storage device includes a primary storage unit and at least one additional unit. The primary storage unit includes: a primary memory element configured to store secret data and a primary access unit configured to receive an external access command. Each additional unit is configured to receive the external access command. Each additional unit includes: an additional memory element configured to store non-specific data, a local access generation element configured to trigger generating an internal access command based on the external access command, and an additional access unit configured to receive a local access command. The primary storage unit and each additional unit are coupled to a same power rail and a connection wire to simultaneously receive the external access command to parallelly (simultaneously) access the secret data and the non-specific data stored in each additional unit.

Abstract: A Real-Time Clock (RTC) block configured to output a current time as part of an ASIC configuration that guarantees that the RTC can never be rolled back beyond a checkpointed date and time. A checkpoint memory block is coupled to the RTC block and configured to include a stored active date/time checkpoint, and a set RTC logic block is coupled to the checkpoint memory block and to the RTC block and configured to permit setting the RTC block to an asserted new time request only when the asserted new time is in the future relative to the stored active date/time checkpoint. The active date/time checkpoint is stored in a non-volatile, single-write memory location such as in a one-time programmable (OTP) memory or in a bank of fuses so that the stored active date/time checkpoint is maintained whether or not power is interrupted to the checkpoint memory block.

Abstract: A Real-Time Clock (RTC) block configured to output a current time as part of an ASIC configuration that guarantees that the RTC can never be rolled back beyond a checkpointed date and time. A checkpoint memory block is coupled to the RTC block and configured to include a stored active date/time checkpoint, and a set RTC logic block is coupled to the checkpoint memory block and to the RTC block and configured to permit setting the RTC block to an asserted new time request only when the asserted new time is in the future relative to the stored active date/time checkpoint. The active date/time checkpoint is stored in a non-volatile, single-write memory location such as in a one-time programmable (OTP) memory or in a bank of fuses so that the stored active date/time checkpoint is maintained whether or not power is interrupted to the checkpoint memory block.

Abstract: A memory data scrambling system that can dynamically rescramble the contents of a memory while the system is in operation includes an application-specific integrated circuit (ASIC) that has an ASIC bus fabric, a double data rate (DDR) memory controller coupled to the ASIC bus fabric, a dynamic memory scrambler coupled to the DDR memory controller, the dynamic memory scrambler comprising a scrambler, a descrambler, a scrambler selection table, and a key generator and a DDR PHY coupled to the dynamic memory scrambler. The DDR PHY is coupled to an external DDR memory external to the ASIC. The dynamic memory scrambler includes a refresh timer that, upon expiration, causes data in a region of the DDR to be read, descrambled, rescrambled using a different scrambling key, and stored back into the region of the DDR in place of a DDR refresh.

Abstract: A memory data scrambling system that can dynamically rescramble the contents of a memory while the system is in operation includes an application-specific integrated circuit (ASIC) that has an ASIC bus fabric, a double data rate (DDR) memory controller coupled to the ASIC bus fabric, a dynamic memory scrambler coupled to the DDR memory controller, the dynamic memory scrambler comprising a scrambler, a descrambler, a scrambler selection table, and a key generator and a DDR PHY coupled to the dynamic memory scrambler. The DDR PHY is coupled to an external DDR memory external to the ASIC. The dynamic memory scrambler includes a refresh timer that, upon expiration, causes data in a region of the DDR to be read, descrambled, rescrambled using a different scrambling key, and stored back into the region of the DDR in place of a DDR refresh.

Abstract: Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware. In one implementation, a processing architecture includes a main processor configured to execute a first portion of a driver software to perform protocol control and management task associated with control or management packets in a packet-based protocol according to which packets are received from a device, an offload processor configured to execute a second portion of the driver software to perform data processing task for data packets received according to the packet-based protocol, an interface to enable communication with the device, and an interconnect coupled to the main processor, to the offload subsystem, and to the interface.

Abstract: Apparatus and techniques relating to data interface power consumption control are disclosed. Components of a data transfer module may be selectively moved between their normal operating states and reduced power states at times when the data transfer module is not to be used for transferring data. Decisions as to particular components that are to be moved to their reduced power states may be based on respective timing characteristics of the components and/or respective power consumption characteristics of the components, for example. In some embodiments, an action may be performed to reduce a powering up time of the data transfer module when normal operation of the data transfer module is to resume. In the case of a multiple-connection interface having respective data transfer modules for each connection, the interface may be partially shut down by moving a subset of the data transfer modules into reduced power states.

Abstract: Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware. In one implementation, a processing architecture includes a main processor configured to execute a first portion of a driver software to perform protocol control and management task associated with control or management packets in a packet-based protocol according to which packets are received from a device, an offload processor configured to execute a second portion of the driver software to perform data processing task for data packets received according to the packet-based protocol, an interface to enable communication with the device, and an interconnect coupled to the main processor, to the offload subsystem, and to the interface.

Abstract: Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware.

Abstract: A wheel includes a central hub and a flexible rim. A drive band configuration including a plurality of flexible bands extends as spokes from the central hub to the rim. The hub and band configuration cause the rim to flex toward and away from the hub as the wheel moves.

Abstract: Apparatus and techniques relating to data interface power consumption control are disclosed. Components of a data transfer module may be selectively moved between their normal operating states and reduced power states at times when the data transfer module is not to be used for transferring data. Decisions as to particular components that are to be moved to their reduced power states may be based on respective timing characteristics of the components and/or respective power consumption characteristics of the components, for example. In some embodiments, an action may be performed to reduce a powering up time of the data transfer module when normal operation of the data transfer module is to resume. In the case of a multiple-connection interface having respective data transfer modules for each connection, the interface may be partially shut down by moving a subset of the data transfer modules into reduced power states.

Abstract: Apparatus and techniques relating to data interface power consumption control are disclosed. Components of a data transfer module may be selectively moved between their normal operating states and reduced power states at times when the data transfer module is not to be used for transferring data. Decisions as to particular components that are to be moved to their reduced power states may be based on respective timing characteristics of the components and/or respective power consumption characteristics of the components, for example. In some embodiments, an action may be performed to reduce a powering up time of the data transfer module when normal operation of the data transfer module is to resume. In the case of a multiple-connection interface having respective data transfer modules for each connection, the interface may be partially shut down by moving a subset of the data transfer modules into reduced power states.

Abstract: Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware.

Abstract: A head restraint for a vehicle child seat includes an elastic head band, at least two head support straps, a first attachment strap and a second attachment strap. The straps are elastic or non-elastic material. An inner perimeter of the elastic head band is sized to firmly fit around a child's head. One end of the first attachment strap is attached to one side of the elastic head band and one end of the second attachment strap is attached to an opposing side of the elastic head band. First and second releasable attachment devices are formed on the first and second attachment straps. First and second mating releasable attachment devices are attached to opposing sides of a vehicle child seat. There is a stretchable material covering the head attached to the elastic band and bias tape.

Abstract: Apparatus and techniques relating to data interface power consumption control are disclosed. Components of a data transfer module may be selectively moved between their normal operating states and reduced power states at times when the data transfer module is not to be used for transferring data. Decisions as to particular components that are to be moved to their reduced power states may be based on respective timing characteristics of the components and/or respective power consumption characteristics of the components, for example. In some embodiments, an action may be performed to reduce a powering up time of the data transfer module when normal operation of the data transfer module is to resume. In the case of a multiple-connection interface having respective data transfer modules for each connection, the interface may be partially shut down by moving a subset of the data transfer modules into reduced power states.