Patents by Inventor Patrick J. Crotty
Patrick J. Crotty has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120221833Abstract: An integrated circuit can include a processor system configured to execute program code. The processor system can be hard-wired and include a processor hardware resource. The IC also can include a programmable circuitry configurable to implement different physical circuits. The programmable circuitry can be coupled to the processor system. The programmable circuitry can be configurable to share usage of the processor hardware resource of the processor system. The processor system further can control aspects of the programmable circuitry such as power on and/or off and also configuration of the programmable circuitry to implement one or more different physical circuits therein.Type: ApplicationFiled: February 28, 2011Publication date: August 30, 2012Applicant: XILINX, INC.Inventors: William E. Allaire, Bradley L. Taylor, Ting Lu, Sandeep Dutta, Patrick J. Crotty, Hassan K. Bazargan, Hy V. Nguyen, Shashank Bhonge
-
Patent number: 8040153Abstract: In one embodiment, a method and apparatus for configuring the internal memory cells of an integrated circuit through the logic fabric are disclosed. For example, an integrated circuit according to one embodiment includes a logic fabric and a plurality of input/output blocks coupled to the logic fabric, wherein the plurality of input/output blocks is positioned around the periphery of the logic fabric. The plurality of input/output blocks therefore forms a ring around the logic fabric, wherein a data path and a clock path are formed along the periphery of the logic fabric through the plurality of input/output blocks.Type: GrantFiled: January 26, 2010Date of Patent: October 18, 2011Assignee: Xilinx, Inc.Inventors: John G. O'Dwyer, Patrick J. Crotty
-
Publication number: 20110147949Abstract: An embodiment of a method to form a hybrid integrated circuit device is described. This embodiment of the method comprises: forming a first die using a first lithography, where the first die is on a substrate; and forming a second die using a second lithography, where the second die is on the first die. The first lithography used to form the first die is a larger lithography than the second lithography used to form the second die. The first die is an IO die.Type: ApplicationFiled: March 2, 2011Publication date: June 23, 2011Applicant: XILINX, INC.Inventors: James Karp, Steven P. Young, Bernard J. New, Scott S. Nance, Patrick J. Crotty
-
Patent number: 7919845Abstract: Formation of a hybrid integrated circuit device is described. A design for the integrated circuit is obtained and separated into at least two portions responsive to component sizes. A first die is formed for a first portion of the hybrid integrated circuit device using at least in part a first minimum dimension lithography. A second die is formed for a second portion of the device using at least in part a second minimum dimension lithography, where the second die has the second minimum dimension lithography as a smallest lithography used for the forming of the second die. The first die and the second die are attached to one another via coupling interconnects respectively thereof to provide the hybrid integrated circuit device.Type: GrantFiled: December 20, 2007Date of Patent: April 5, 2011Assignee: Xilinx, Inc.Inventors: James Karp, Steven P. Young, Bernard J. New, Scott S. Nance, Patrick J. Crotty
-
Patent number: 7853811Abstract: An integrated circuit (300) includes a suspend circuit that includes a first input to receive a suspend signal, a first output to generate an awake signal, and outputs to provide control signals to various integrated circuit resources. During suspend mode, the suspend circuit suspends operation of the integrated circuit resources by driving its output pins to one of a plurality of predefined state selected by corresponding mode select signals and by locking its synchronous elements to known states. Upon termination of suspend mode, the circuit re-activates the integrated circuit resources according to a user-defined timing schedule. The user-defined timing schedule and the mode select signals may be provided to the integrated circuit during its configuration as part of a configuration bitstream.Type: GrantFiled: August 3, 2006Date of Patent: December 14, 2010Assignee: Xilinx, Inc.Inventors: James A. Walstrum, Jr., Mark A. Moran, Jinsong Oliver Huang, Patrick J. Crotty
-
Publication number: 20090160482Abstract: Formation of a hybrid integrated circuit device (400) is described. A design for the integrated circuit (100) is obtained and separated into at least two portions responsive to component sizes. A first die (200) is formed for a first portion of the hybrid integrated circuit device (400) using at least in part a first minimum dimension lithography. A second die (300) is formed for a second portion of the device using at least in part a second minimum dimension lithography, where the second die (300) has the second minimum dimension lithography as a smallest lithography used for the forming of the second die (300). The first die (200) and the second die (300) are attached to one another via coupling interconnects respectively thereof to provide the hybrid integrated circuit device (400).Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: Xilinx, Inc.Inventors: James Karp, Steven P. Young, Bernard J. New, Scott S. Nance, Patrick J. Crotty
-
Patent number: 7498835Abstract: A PLD (200) includes a power management unit (PMU 210) that selectively implements one or more different power-reduction techniques in response to power configuration signals (PC). By manipulating the PC signals, the PMU can independently enable/disable various supply voltage circuits (110, 120, 130) that power CLBs (101), IOBs (102), and configuration memory cells (106), can generate a capture signal that causes data stored in storage elements of the CLBs to be captured in configuration memory cells, and/or can switch power terminals of configuration memory cells between voltage supply circuits. Also, the PMU can sequentially apply and remove power from a number of configurable PLD portions in response to the PC signals, wherein each configurable portion may include any number of the PLD's resources.Type: GrantFiled: November 4, 2005Date of Patent: March 3, 2009Assignee: Xilinx, Inc.Inventors: Arifur Rahman, Sean W. Kao, Tim Tuan, Patrick J. Crotty, Jinsong Oliver Huang
-
Patent number: 7372679Abstract: An Electrostatic Discharge (ESD) protection device extends the protection range of an ESD clamp circuit through hysteresis of the associated ESD clamp control circuit. Once the ESD clamp circuit is activated, an adjustment circuit applies a trigger level adjustment signal to the ESD clamp control circuit. The trigger level adjustment signal effectively increases the magnitude of the deactivation signal that is required to deactivate the ESD clamp circuit. Since the deactivation signal increases over time, a longer activation time of the ESD protection device is provided, which allows an extended protection range.Type: GrantFiled: June 18, 2004Date of Patent: May 13, 2008Assignee: Xilinx, Inc.Inventors: Fu-Hing Ho, Patrick J. Crotty, Andy T. Nguyen
-
Patent number: 7254157Abstract: A method of and apparatus for generating a spread spectrum clock signal on an integrated circuit are provided. A target frequency generated by a ring oscillator can be modulated by varying a supply voltage to the ring oscillator, thereby changing the target frequency. In one embodiment, the supply voltage is generated by an analog multiplexer that can be digitally controlled. A fixed voltage source can provide an input signal to the analog multiplexer. In one embodiment, the fixed voltage source can be implemented with a unity gain amplifier.Type: GrantFiled: March 27, 2002Date of Patent: August 7, 2007Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Austin H. Lesea
-
Patent number: 7088172Abstract: A configurable voltage bias circuit is used to control gate delays in buffers by adjusting the supply voltage of the buffers. The programmable voltage bias circuit includes a configurable voltage divider, which receives an input supply voltage and generates an output supply voltage, and a configurable resistance circuit, which is coupled between the configurable voltage divider and ground. By using a temperature dependent reference voltage to generate the input supply voltage, the output supply voltage is also made to be dependent upon temperature. The programmable voltage bias circuit of the present invention uses the temperature dependence of the output supply voltage to make the gate delays of the buffer temperature-independent.Type: GrantFiled: February 6, 2003Date of Patent: August 8, 2006Assignee: Xilinx, Inc.Inventors: Austin H. Lesea, Patrick J. Crotty
-
Patent number: 7046034Abstract: A programmable logic device (PLD) having heterogeneous programmable logic blocks. In one embodiment, the PLD includes programmable interconnect circuitry and programmable input-output circuitry coupled to the programmable interconnect circuitry. An array of programmable logic blocks is coupled to the interconnect circuitry. Each programmable logic block includes a plurality of programmable logic elements coupled to the interconnect circuitry. Each of the programmable logic elements is programmable to implement a common set of functions, and at least one but less than all of the programmable logic elements is programmable to implement a set of supplemental functions.Type: GrantFiled: June 3, 2005Date of Patent: May 16, 2006Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Tao Pi
-
Patent number: 6972939Abstract: An Electrostatic Discharge (ESD) protection circuit activates an ESD conduction circuit in response to an ESD event. A deactivation circuit generates an exponentially increasing deactivation signal in response to the ESD event, such that once the deactivation signal has increased to a trigger point of a control circuit, the ESD conduction circuit is deactivated. An active resistance component within the deactivation circuit incorporates a biasing element to maintain a resistance value of the active resistance component substantially constant over all operating conditions.Type: GrantFiled: June 18, 2004Date of Patent: December 6, 2005Assignee: Xilinx, Inc.Inventors: Fu-Hing Ho, Patrick J. Crotty
-
Patent number: 6970012Abstract: A programmable logic device (PLD) having heterogeneous programmable logic blocks. In one embodiment, the PLD includes programmable interconnect circuitry and programmable input-output circuitry coupled to the programmable interconnect circuitry. An array of programmable logic blocks is coupled to the interconnect circuitry. Each programmable logic block includes a plurality of programmable logic elements coupled to the interconnect circuitry. Each of the programmable logic elements is programmable to implement a common set of functions, and at least one but less than all of the programmable logic elements is programmable to implement a set of supplemental functions.Type: GrantFiled: June 10, 2002Date of Patent: November 29, 2005Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Tao Pi
-
Patent number: 6847246Abstract: Method and apparatus for reducing power dissipation and jitter in a delay line is described. The delay line includes a plurality of delay elements. At least one of the plurality of delay elements includes a gate terminal configured to receive gate control signals for activating or deactivating one or more of the delay elements. The delay line further includes gate control circuitry for providing gate control signals to the gate terminal of at least one of the plurality of delay elements.Type: GrantFiled: October 31, 2002Date of Patent: January 25, 2005Assignee: Xilinx, Inc.Inventors: Alireza S. Kaviani, Patrick T. Lynch, Paul G. Hyland, Patrick J. Crotty, Tao Pi
-
Patent number: 6847228Abstract: A configurable logic block (CLB) slice is provided that includes a single path for a carry input signal to propagate through the CLB slice as a carry output signal. This single path includes a multiplexer that is configured to receive the input signals (including the carry input signal) and provides an output signal that can be routed as the carry output signal. A driver circuit can be coupled to the output terminal of the multiplexer, thereby improving the drive of the single path. A separate path is provided in parallel with the first multiplexer path, thereby enabling the carry input signal to be applied to exclusive OR gates within the CLB slice, or to be provided as an intermediate carry output signal. The single path provides a relatively fast and consistent manner of routing the carry input signal through the CLB slice as the carry output signal. The first and second paths accommodate a carry initialization signal as well as an intermediate carry input signal.Type: GrantFiled: November 19, 2002Date of Patent: January 25, 2005Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Tao Pi, Steven P. Young
-
Patent number: 6809552Abstract: A lookup table (LUT) for a field programmable gate array (FPGA) is designed to operate reliably at low voltage levels. The low-voltage LUT uses CMOS pass gates instead of unpaired N-channel transistors to select one memory cell output as the LUT output signal. Therefore, no voltage drop occurs across the pass gates. While this modification significantly increases the overall gate count of the LUT, this disadvantage can be mitigated by removing the half-latches required in current designs, and by removing initialization circuitry made unnecessary by the modification. Some embodiments include a decoder that decreases the number of pass gates between the memory cells and the output terminal, at the cost of an increased delay on the input paths that traverse the decoder.Type: GrantFiled: October 24, 2003Date of Patent: October 26, 2004Assignee: Xilinx, Inc.Inventors: Tao Pi, Patrick J. Crotty
-
Publication number: 20040178818Abstract: A programmable logic device (PLD) having heterogeneous programmable logic blocks. In one embodiment, the PLD includes programmable interconnect circuitry and programmable input-output circuitry coupled to the programmable interconnect circuitry. An array of programmable logic blocks is coupled to the interconnect circuitry. Each programmable logic block includes a plurality of programmable logic elements coupled to the interconnect circuitry. Each of the programmable logic elements is programmable to implement a common set of functions, and at least one but less than all of the programmable logic elements is programmable to implement a set of supplemental functions.Type: ApplicationFiled: June 10, 2002Publication date: September 16, 2004Applicant: Xilinx, Inc.Inventors: Patrick J. Crotty, Tao Pi
-
Patent number: 6667635Abstract: A lookup table (LUT) for a field programmable gate array (FPGA) is designed to operate reliably at low voltage levels. The low-voltage LUT uses CMOS pass gates instead of unpaired N-channel transistors to select one memory cell output as the LUT output signal. Therefore, no voltage drop occurs across the pass gates. While this modification significantly increases the overall gate count of the LUT, this disadvantage can be mitigated by removing the half-latches required in current designs, and by removing initialization circuitry made unnecessary by the modification. Some embodiments include a decoder that decreases the number of pass gates between the memory cells and the output terminal, at the cost of an increased delay on the input paths that traverse the decoder.Type: GrantFiled: September 10, 2002Date of Patent: December 23, 2003Assignee: Xilinx, Inc.Inventors: Tao Pi, Patrick J. Crotty
-
Patent number: 6664807Abstract: A configuration memory array for a programmable logic device includes an array of configuration memory cells arranged in rows and columns. Initially, each of the configuration memory cells is reset to a reset state. Each row of configuration memory cells is coupled to a corresponding data line and data line driver. During configuration, each data line driver drives a configuration data value having a first state or a second state onto the corresponding data line. A configuration data value having the first state has a polarity that tends to flip the reset state of a configuration memory cell. A repeater cell is connected to an intermediate location of each data line. Each repeater cell improves the drive of configuration data values having the first state.Type: GrantFiled: January 22, 2002Date of Patent: December 16, 2003Assignee: Xilinx, Inc.Inventors: Patrick J. Crotty, Jinsong Oliver Huang
-
Patent number: 6160431Abstract: A power-on reset circuit is provided which uses a dual voltage detection circuit to output a voltage detection signal. The dual voltage detection circuit is coupled to a first supply voltage terminal, a second supply voltage terminal, and a ground terminal. The voltage detection signal indicates whether the first supply voltage provided on the first supply voltage terminal is greater than an adequate voltage level. Furthermore, the voltage detection signal is driven by circuits powered by a second supply voltage provided on the second supply voltage terminal. One embodiment of the dual-voltage detection circuit comprises a first transistor coupled in series with a second transistor between the first supply voltage terminal and the ground terminal, as well as a third transistor coupled in series with a fourth transistor between the second supply voltage terminal and the ground terminal.Type: GrantFiled: April 12, 2000Date of Patent: December 12, 2000Assignee: Xilinx, Inc.Inventor: Patrick J. Crotty