Abstract: Patients diagnosed with a cancer harboring an IDH-1 mutation can be treated by the administration of a therapeutically effective amount of a pharmaceutical composition comprising Compound 1, a selective inhibitor of 2-HG production from mIDH-1 enzymes including the R132 mutations R132C, R132H, R132L, R132G, and R132S.

Abstract: A vehicular interior cabin monitoring system includes an interior rearview mirror assembly with a mirror head that accommodates a camera and a plurality of light sources. The system includes a plurality of electronic switches. Each of the electronic switches (i) is connected in parallel across a respective light source and (ii) is connected in series with at least one other light source of the plurality of light sources when at least one other electronic switch operates in its opened state. With each electronic switch operating in its respective opened state, electrical current provided by the current driver passes through the light sources. The system is (i) operable to provide an occupant detection function for detecting an occupant present within an interior cabin of the vehicle and (ii) operable to provide a driver monitoring function for monitoring a driver of the vehicle.

Abstract: The present invention relates antidotes to anticoagulants targeting factor Xa. The antidoes are factor Xa protein derivatives that bind to the factor Xa inhibitors thereby substantially neutralizing them but do not assemble into the prothrombinase complex. The derivatives describe herein lack or have reduced intrinsic coagulant activity. Disclosed herein are methods of stopping or preventing bleeding in a patient that is currently undergoing anticoagulant therapy with a factor Xa inhibitor.

Abstract: In an embodiment, a processor includes a branch prediction circuit and a plurality of processing engines. The branch prediction circuit is to: detect a coherence operation associated with a first memory address; identify a first branch instruction associated with the first memory address; and predict a direction for the identified branch instruction based on the detected coherence operation. Other embodiments are described and claimed.

Abstract: A circuit board etching device for improving etching factor, comprising: a circuit board conveying device, which laterally conveys a circuit board; a circuit forming etching tank and a first etchant spraying unit, the first etchant spraying unit sprays a first etchant on the etching surface of the circuit board; and a circuit modification etching tank and a second etchant spraying unit, the second etchant spraying unit sprays a second etchant on the etching surface of the circuit board, and make the etching speed of the circuit modification etching tank slower than the etching speed of the circuit forming etching tank, whereby having the effect of improving the etching factor of the circuit board

Abstract: Compositions and methods for treating hepatocellular carcinoma (HCC) using siRNA molecules are provided. The compositions advantageously are administered in nanoparticle form, where the nanoparticles also contain a histidine-lysine copolymer (“HKP”). In specific embodiments, the composition contains an siRNA molecule that targets TGF-?1, an siRNA molecule that targets Cox-2, and an HKP copolymer.

Abstract: An apparatus is described. The apparatus includes main memory control logic circuitry comprising prefetch intelligence logic circuitry. The prefetch intelligence circuitry to determine, from a read result of a load instruction, an address for a dependent load that is dependent on the read result and direct a read request for the dependent load to a main memory to fetch the dependent load's data.

Abstract: A network controller, including: a processor; and a resource permission engine to: provision a composite node including a processor and a first disaggregated compute resource (DCR) remote from the processor, the first DCR to access a target resource; determine that the first DCR has failed; provision a second DCR for the composite node, the second DCR to access the target resource; and instruct the target resource to revoke a permission for the first DCR and grant the permission to the second DCR.

Abstract: Examples provide a system that includes at least one processor; a cache; a memory; an interface to copy data from a received packet to the memory or the at least one cache; and controller to manage use of at least one region of the cache. In some examples, the controller is to: indicate availability of a cache region reservation feature; receive a request to reserve a region of the cache from a requester; and based on the requested region being permitted to be reserved by the requester, solely allow the requester to write data to at least a portion of the reserved region. In some examples, the controller is to write to a register to indicate availability of a cache region reservation feature. In some examples, the request to reserve a region of the cache from a requester comprises a specification of a number of sets, a number of ways, and a class of service.

Abstract: An integrated circuit includes technology for generating input/output (I/O) latency metrics. The integrated circuit includes a real-time clock (RTC), a read measurement register, and a read latency measurement module. The read latency measurement module includes control logic to perform operations comprising (a) in response to receipt of read responses that complete read requests associated with an I/O device, automatically calculating read latencies for the completed read requests, based at least in part on time measurements from the RTC for initiation and completion of the read requests; (b) automatically calculating an average read latency for the completed read requests, based at least in part on the calculated read latencies for the completed read requests; and (c) automatically updating the read measurement register to record the average read latency for the completed read requests. Other embodiments are described and claimed.

Abstract: An integrated circuit includes technology for generating input/output (I/O) latency metrics. The integrated circuit includes a real-time clock (RTC), a read measurement register, and a read latency measurement module. The read latency measurement module includes control logic to perform operations comprising (a) in response to receipt of read responses that complete read requests associated with an I/O device, automatically calculating read latencies for the completed read requests, based at least in part on time measurements from the RTC for initiation and completion of the read requests; (b) automatically calculating an average read latency for the completed read requests, based at least in part on the calculated read latencies for the completed read requests; and (c) automatically updating the read measurement register to record the average read latency for the completed read requests. Other embodiments are described and claimed.

Abstract: A reflective diffraction grating and a fabrication method are provided. The reflective diffraction grating includes a substrate, a UV-absorbing layer, a grating layer having a binary surface-relief pattern formed therein, and a conforming reflective layer. Advantageously, the UV-absorbing layer absorbs light at a UV recording wavelength to minimize reflection thereof by the substrate during holographic patterning at the UV recording wavelength.

Abstract: Devices and systems having memory-side adaptive prefetch decision-making, including associated methods, are disclosed and described. Adaptive information can be provided to memory-side controller and prefetch components that allow such memory-side components to prefetch data in a manner that is adaptive with respect to a particular read memory request or to a thread performing read memory requests.

Abstract: Techniques and mechanisms for providing a shared memory which spans an interconnect fabric coupled between compute nodes. In an embodiment, a field-programmable gate array (FPGA) of a first compute node requests access to a memory resource of another compute node, where the memory resource is registered as part of the shared memory. In a response to the request, the first FPGA receives data from a fabric interface which couples the first compute node to an interconnect fabric. Circuitry of the first FPGA performs an operation, based on the data, independent of any requirement that the data first be stored to a shared memory location which is at the first compute node. In another embodiment, the fabric interface includes a cache agent to provide cache data and to provide cache coherency with one or more other compute nodes.

Abstract: In an embodiment, a processor includes a branch prediction circuit and a plurality of processing engines. The branch prediction circuit is to: detect a coherence operation associated with a first memory address; identify a first branch instruction associated with the first memory address; and predict a direction for the identified branch instruction based on the detected coherence operation. Other embodiments are described and claimed.

Abstract: There is disclosed in one example a computing apparatus, including: a cache; a caching agent (CA); an integrated input/output (IIO) block to provide a cache coherent interface to a peripheral device at a first speed; a core configured to poll an address within the cache via the CA, wherein the address is to receive incoming data from the peripheral device via the IIO, and wherein the core is capable of polling the address at a second speed substantially greater than the first speed; and a hardware uncore agent configured to: identify a collision between the core and the IIO including determining that the core is polling the address at a rate that is determined to interfere with access to the address by the IIO; and throttle the core's access to the address.

Abstract: In an embodiment, a processor includes a branch prediction circuit and a plurality of processing engines. The branch prediction circuit is to: detect a coherence operation associated with a first memory address; identify a first branch instruction associated with the first memory address; and predict a direction for the identified branch instruction based on the detected coherence operation. Other embodiments are described and claimed.

Abstract: Examples provide an application program interface or manner of negotiating locking or pinning or unlocking or unpinning of a cache region by which an application, software, or hardware. A cache region can be part of a level-1, level-2, lower or last level cache (LLC), or translation lookaside buffer (TLB) are locked (e.g., pinned) or unlocked (e.g., unpinned). A cache lock controller can respond to a request to lock or unlock a region of cache or TLB by indicating that the request is successful or not successful. If a request is not successful, the controller can provide feedback indicating one or more aspects of the request that are not permitted. The application, software, or hardware can submit another request, a modified request, based on the feedback to attempt to lock a portion of the cache or TLB.

Abstract: In an embodiment, a processor includes a branch prediction circuit and a plurality of processing engines. The branch prediction circuit is to: detect a coherence operation associated with a first memory address; identify a first branch instruction associated with the first memory address; and predict a direction for the identified branch instruction based on the detected coherence operation. Other embodiments are described and claimed.

Abstract: An apparatus is described. The apparatus includes main memory control logic circuitry comprising prefetch intelligence logic circuitry. The prefetch intelligence circuitry to determine, from a read result of a load instruction, an address for a dependent load that is dependent on the read result and direct a read request for the dependent load to a main memory to fetch the dependent load's data.