Patents by Inventor Patrick M. Shea
Patrick M. Shea has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10832915Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: GrantFiled: December 21, 2018Date of Patent: November 10, 2020Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Patent number: 10825926Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: GrantFiled: December 21, 2018Date of Patent: November 3, 2020Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Patent number: 10741479Abstract: A leadframe includes a common contact. A first transistor is disposed over the leadframe with a first interconnect structure of the first transistor disposed over the common contact. A second transistor is disposed over the leadframe with a second interconnect structure of the second transistor disposed over the common contact.Type: GrantFiled: January 3, 2020Date of Patent: August 11, 2020Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Patent number: 10707327Abstract: A semiconductor device includes a semiconductor substrate including a doped region. A metal layer is formed on the doped region. An insulating layer covers the metal layer. The metal layer can serve as a buried metal layer which reduces electrical resistance between electrical charge in the doped region and adjacent contacts. The contacts can extend through the insulating layer between the buried metal layer and overlying metal stripes.Type: GrantFiled: December 28, 2015Date of Patent: July 7, 2020Assignee: Great Wall Semiconductor CorporationInventors: Patrick M. Shea, David N. Okada, Samuel J. Anderson
-
Publication number: 20200144161Abstract: A leadframe includes a common contact. A first transistor is disposed over the leadframe with a first interconnect structure of the first transistor disposed over the common contact. A second transistor is disposed over the leadframe with a second interconnect structure of the second transistor disposed over the common contact.Type: ApplicationFiled: January 3, 2020Publication date: May 7, 2020Applicant: GREAT WALL SEMICONDUCTOR CORPORATIONInventor: Patrick M. Shea
-
Patent number: 10529651Abstract: A leadframe includes a common contact. A first transistor is disposed over the leadframe with a first interconnect structure of the first transistor disposed over the common contact. A second transistor is disposed over the leadframe with a second interconnect structure of the second transistor disposed over the common contact.Type: GrantFiled: March 25, 2016Date of Patent: January 7, 2020Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Publication number: 20190165093Abstract: A semiconductor device has a substrate and a lightly doped drain (LDD) region formed in the substrate. A superjunction is formed in the LDD region.Type: ApplicationFiled: January 31, 2019Publication date: May 30, 2019Inventors: Patrick M. SHEA, Samuel J. ANDERSON, David N. OKADA
-
Publication number: 20190123194Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: ApplicationFiled: December 21, 2018Publication date: April 25, 2019Inventor: Patrick M. SHEA
-
Publication number: 20190115218Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: ApplicationFiled: December 21, 2018Publication date: April 18, 2019Inventor: Patrick M. SHEA
-
Patent number: 10199459Abstract: A semiconductor device has a substrate and a lightly doped drain (LDD) region formed in the substrate. A superjunction is formed in the LDD region.Type: GrantFiled: March 25, 2016Date of Patent: February 5, 2019Assignee: Great Wall Semiconductor CorporationInventors: Patrick M. Shea, Samuel J. Anderson, David N. Okada
-
Patent number: 10164088Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: GrantFiled: March 7, 2017Date of Patent: December 25, 2018Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Patent number: 10163639Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: GrantFiled: July 8, 2016Date of Patent: December 25, 2018Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Patent number: 10153167Abstract: A semiconductor device comprises a first semiconductor wafer including a cavity formed in the first semiconductor die. A second semiconductor die is bonded to the first semiconductor die over the cavity. A first transistor includes a portion of the first transistor formed over the cavity.Type: GrantFiled: May 22, 2017Date of Patent: December 11, 2018Assignee: Great Wall Semiconductor CorporationInventor: Patrick M. Shea
-
Publication number: 20170263737Abstract: A semiconductor device comprises a first semiconductor wafer including a cavity formed in the first semiconductor die. A second semiconductor die is bonded to the first semiconductor die over the cavity. A first transistor includes a portion of the first transistor formed over the cavity.Type: ApplicationFiled: May 22, 2017Publication date: September 14, 2017Inventor: Patrick M. Shea
-
Publication number: 20170179277Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: ApplicationFiled: March 7, 2017Publication date: June 22, 2017Inventor: Patrick M. Shea
-
Patent number: 9666703Abstract: A semiconductor device comprises a first semiconductor wafer including a cavity formed in the first semiconductor die. A second semiconductor die is bonded to the first semiconductor die over the cavity. A first transistor includes a portion of the first transistor formed over the cavity.Type: GrantFiled: December 11, 2015Date of Patent: May 30, 2017Assignee: GREAT WALL SEMICONDUCTOR CORPORATIONInventor: Patrick M. Shea
-
Patent number: 9640638Abstract: A semiconductor device has a substrate and gate structure over the substrate. A source region is formed in the substrate adjacent to the gate structure. A drain region in the substrate adjacent to the gate structure opposite the source region. An interconnect structure is formed over the substrate by forming a conductive plane electrically connected to the source region, and forming a conductive layer within openings of the conductive plane and electrically connected to the drain region. The interconnect structure can be formed as stacked conductive layers laid out in alternating strips. The conductive plane extends under a gate terminal of the semiconductor device. An insulating layer is formed over the substrate and a field plate is formed in the insulating layer. The field plate is electrically connected the source terminal. A stress relief layer is formed over a surface of the substrate opposite the gate structure.Type: GrantFiled: January 22, 2013Date of Patent: May 2, 2017Assignee: GREAT WALL SEMICONDUCTOR CORPORATIONInventors: Samuel J. Anderson, David N. Okada, Patrick M. Shea
-
Publication number: 20170012111Abstract: A semiconductor device, method of manufacture of a semiconductor device, and electronic system are disclosed. For example, the semiconductor device includes at least one trench disposed in a semiconductor substrate of the semiconductor device, wherein the semiconductor substrate has a first conductivity type. The semiconductor device further includes a polysilicon depleted gate shield disposed in the at least one trench, wherein the polysilicon depleted gate shield has a second conductivity type. The semiconductor device also includes a drift region disposed in the semiconductor substrate adjacent to at least one sidewall of the at least one trench, wherein the drift region has the first conductivity type, and a polysilicon gate disposed over the depleted gate shield in the at least one trench.Type: ApplicationFiled: July 8, 2016Publication date: January 12, 2017Inventor: Patrick M. Shea
-
Publication number: 20160308015Abstract: A semiconductor device comprises a semiconductor substrate including a doped region. A metal layer is formed on the doped region. An insulating layer covers the metal layer.Type: ApplicationFiled: December 28, 2015Publication date: October 20, 2016Applicant: Great Wall Semiconductor CorporationInventors: Patrick M. Shea, David N. Okada, Samuel J. Anderson
-
Publication number: 20160284629Abstract: A leadframe includes a common contact. A first transistor is disposed over the leadframe with a first interconnect structure of the first transistor disposed over the common contact. A second transistor is disposed over the leadframe with a second interconnect structure of the second transistor disposed over the common contact.Type: ApplicationFiled: March 25, 2016Publication date: September 29, 2016Applicant: Great Wall Semiconductor CorporationInventor: Patrick M. Shea